Compal LA-3491P, 530, 550 Schematic

A

1 1

2 2

B

C

D

E

Compal confidential

Schematics Document

Mobile Yonah uFCPGA with Intel
Calistoga_GM+ ICH7-M core logic

3 3

2007-03-20

REV:0.5

4 4

Security Classification

Issued Date

THIS SHEET OF EN GINEER ING DR AWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

A

B

MAY BE USED B Y OR D ISCLOS ED T O ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

C

2006/10/26 2006/07/26

Compal Secret Data

Deciphered Date

Title

Size Document Number Rev

Custom

D

Date: Sheet

Compal Electronics, Inc.

Cover Sheet

LA-3491P

E

0.5

of

147Tuesday, March 20, 2007

A

Compal confidential

File Name : LA-3491P

B

C

D

E

Volga 2.0

1 1

Fan Control

page 4

Mobile Yonah/Merom

uFCPGA-478 CPU

Thermal Sensor
ADM1032AR

page 4page 4,5,6

Clock Generator

ICS9LP306BGLFT

page 15

FSB

H_A#(3..31)

CRT

page 16

Intel Calistoga MCH

LVDS Conn

page 17

2 2

533/667MHz

945GM

PCBGA 1466

page 7,8,9,10,11,12

H_D#(0..63)

DDR2 -400/533/667

Dual Channel

DDR2-SO-DIMM X2

BANK 0, 1, 2, 3

page 13,14

DMI

USB2.0

USB Conn x2

page 29

MODEM AMOM

PCI-E BUS

INTEL LAN

LED

3 3

page 31

RTC CKT.

page 19

82562V 10 /100

page 23

RJ45/11 CONN

page 23

Mini-Card
WLAN

page 25

CardBus Controller

CB-1410

PCI BUS

page 24

Intel ICH7-M

mBGA-652

page 18,19,20,21

SPI ROM
25LF080A

AC-LINK/Azalia

SATA

SPI

PATA Slave

page 31

Audio Conexant

CX20549-12

page 26

SATA HDD Connector

page 22

IDE ODD Connector

page 22

CX20548

page 27

AMP & Audio Jack
TPA6017A2

page 28

LPC BUS

Power OK CKT.

page 34

Slot 0

page 24

Power On/Off CKT.

page 31

4 4

DC/DC Int erface CKT.

page 33

Touch Pad CONN.

Power Circuit DC/DC

、

83940

Page 37 3

、、

A

B

SMSC KBC 1070

page 30

Int.KBD

page 30page 32

Security Classification

Issued Date

THIS SHEET OF EN GINEER ING DR AWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED B Y OR D ISCLOS ED T O ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

C

2006/10/26 2006/07/26

Compal Secret Data

Deciphered Date

D

Title

Size Document Number Rev

Custom

Date: Sheet

Compal Electronics, Inc.

Block Diagram

LA-3491P

E

of

247Tuesday, March 20, 2007

0.5

5

4

3

2

1

Voltage Rails

Power Plane

VIN

D D

B+
+CPU_CORE
+VCCP
+0.9V
+1.5VS
+1.8V
+2.5VS
+3VALW

+5VALW
+5VS
+RTC_VCC

Description

Adapter power supply (18.5V)
AC or battery power rail for power circuit
Core voltage for CPU

1.05V power rail for Processor I/O and MCH/ICH core power

0.9V switched power rail for DDRII Vtt

1.5V switched power rail for PCI-E interface

1.8V power r ail for DDRII

3.3V always on power rail

3.3V switched power rail+3VS
5V always on power rail
5V switched power rail
RTC power ONON

S0-S1

S3

N/A

N/A

N/A
ON OFF
ON
ON

OFF
ON

OFF
ON

ON
ON OFF

ON

ON
ON OFF OFF

ON

ON
ON

OFF

ON

S5

N/A
N/AN/A
OFF
OFFOFF
OFF
OFF
OFF
OFF2.5V switched power rail for MCH video PLL
ON*

ON*
OFF

NOXDP@ : means just build when XDP function disable.
LP@ : means just build when Low power clock gen. install
BATT@ : mea n s n ee d b e mounted when 45 level assy or rework stage.
45@ : means need be mounted when 45 level assy or rework stage.
14@ : means need be mounted when 14.1"
WLAN@ : means need be m ounted when have wireless LED Function
WLAN14@ : means need be mounted when have wireless LED Function and 14"

XDP@ : mean s jus t b uil d w hen X DP fun cti on en abl e. When this tim e, docking PCI express will not work.
CONN@ : means ME parts

Symbol Note :

: means Digital Ground

: means Analog Ground

Debug@ : mean s M in i debug card use

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

C C

Calistoga 945GM R3 SA0000059L0
Calistoga 945GM R1 SA0000059A0
Calistoga 940GML R3 SA000011C10
Calistoga 940GML R1 SA000011C00

ICH7 R3 SA00000V1A0

ICH7 R1 SA00000V1F0

IAT50 945GM FF 46147932L01
IAT50 940GML DF 46147932L02
IAT50 940GML DF 46147932L03 (No WLAN)

B B

IAT60 945GM FF 46147932L21
IAT60 940GML DF 46147932L22

External PCI Devices

DEVICE

CARD BUS

PCI Device ID

D6

IDSEL #

AD22

REQ/GNT #

2

PIRQ

C

IAT60 940GML DF 46147932L23 (No WLAN)

I2C / SMBUS ADDRESSING

DEVICE

A A

DDR SO-DIMM 0
DDR SO-DIMM 1
CLOCK GENERATOR (EXT.)

5

HEX

A0

D2

ADDRESS

1 0 1 0 0 0 0 0
1 0 1 0 0 1 0 0A4
1 1 0 1 0 0 1 0

Security Classification

Issued Date

THIS SHEET OF EN GINEER ING DR AWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

4

MAY BE USED B Y OR D ISCLOS ED T O ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

3

2006/10/26 2006/07/26

Compal Secret Data

Deciphered Date

Title

Size Document Number Rev

2

Date: Sheet

Compal Electronics, Inc.

Notes List

LA-3491P

347Tuesday, March 20, 2007

1

0.5

of

5

4

3

2

1

H_A#[3..31]<7>

H_A#3
H_A#4
H_A#5
H_A#6
H_A#7
H_A#8

D D

H_REQ#[0..4]<7>

H_ADSTB#0<7>

R15

1 2

+VCCP

E

3 1

Q2

MMBT3904_SOT23@

H_ADSTB#1<7>

CLK_CPU_BCLK<15>

CLK_CPU_BCLK#<15>

H_ADS#<7>
H_BNR#<7>

H_BPRI#<7>

H_BR0#<7>

H_DEFER#<7>

H_DRDY#<7>

H_HIT#<7>

H_HITM#<7>

H_LOCK#<7>

H_RESET#<7>

H_RS#[0..2]<7>

H_TRDY#<7>

XDP_DBRESET#<20>

H_DBSY#<7>

H_DPSLP#<19>

H_DPRSTP#<19,40>

H_DPWR#<7>

H_PWRGOOD<19>

H_CPUSLP#<7>

12

H_THERMTRIP#<7,19>

12

R18

56_0402_5%@

B

2

C

5

C C

R12

56_0402_5%

1 2

+VCCP

B B

H_PROCHOT#<40>

1 2

+VCCP

56_0402_5%

R16 1K_0402_5%@
R17 51_0402_5%

Follow datasheet 12/05

H_THERMDA, H_THERMDC routing together.
Trace width / Spacing = 10 / 10 mil

A A

H_PROCHOT# OCP#

H_A#9
H_A#10
H_A#11
H_A#12
H_A#13
H_A#14
H_A#15
H_A#16
H_A#17
H_A#18
H_A#19
H_A#20
H_A#21
H_A#22
H_A#23
H_A#24
H_A#25
H_A#26
H_A#27
H_A#28
H_A#29
H_A#30
H_A#31

H_REQ#0
H_REQ#1
H_REQ#2
H_REQ#3
H_REQ#4

H_ADSTB#0
H_ADSTB#1

CLK_CPU_BCLK
CLK_CPU_BCLK#

H_ADS#
H_BNR#
H_BPRI#
H_BR0#
H_DEFER#
H_DRDY#
H_HIT#
H_HITM#
H_IERR#
H_LOCK#
H_RESET#

H_RS#0
H_RS#1
H_RS#2
H_TRDY#

XDP_BPM#0
XDP_BPM#1
XDP_BPM#2
XDP_BPM#3

XDP_DBRESET#

H_DBSY#
H_DPSLP#
H_DPRSTP#
H_DPWR#
XDP_BPM#4
XDP_BPM#5
H_PROCHOT#

H_PWRGOOD
H_CPUSLP#
XDP_TCK
XDP_TDI
XDP_TDO
TEST1
TEST2
XDP_TMS
XDP_TRST#

H_THERMDA
H_THERMDC
H_THERMTRIP#

OCP# <20,30,42>

JP1A

J4

A3#

L4

A4#

M3

A5#

K5

A6#

M1

A7#

N2

A8#

J1

A9#

N3

A10#

P5

A11#

P2

A12#

L1

A13#

P4

A14#

P1

A15#

R1

A16#

Y2

A17#

U5

A18#

R3

A19#

W6

A20#

U4

A21#

Y5

A22#

U2

A23#

R4

A24#

T5

ADDR GROUP

A25#

T3

A26#

W3

A27#

W5

A28#

Y4

A29#

W2

A30#

Y1

A31#

K3

REQ0#

H2

REQ1#

K2

REQ2#

J3

REQ3#

L5

REQ4#

L2

ADSTB0#

V4

ADSTB1#

A22

BCLK0

A21

H1

E2

G5

F1

H5

F21

G6

E4

D20

H4

B1

F3

F4
G3
G2

AD4
AD3
AD1
AC4

C20

E1

B5

E5

D24
AC2
AC1
D21

D6
D7

AC5
AA6
AB3
C26
D25
AB5
AB6

A24
A25

C7

HOST CLK

BCLK1

ADS#
BNR#
BPRI#
BR0#
DEFER#
DRDY#
HIT#

CONTROL

HITM#
IERR#
LOCK#
RESET#

RS0#
RS1#
RS2#
TRDY#

BPM0#
BPM1#
BPM2#
BPM3#

DBR#
DBSY#
DPSLP#
DPRSTP#
DPWR#
PRDY#
PREQ#
PROCHOT#

PWRGOOD
SLP#
TCK
TDI
TDO
TEST1
TEST2
TMS
TRST#

THERMAL

THERMDA

DIODE

THERMDC
THERMTRIP#

FOX_PZ47903-2741-42_YONAH

CONN@

H_DPSLP#

1 2

56_0402_5%@

H_DPRSTP#

1 2

56_0402_5%@

YONAH

DATA GROUP

MISC

LEGACY CPU

R19

R20

4

D10#
D11#
D12#
D13#
D14#
D15#
D16#
D17#
D18#
D19#
D20#
D21#
D22#
D23#
D24#
D25#
D26#
D27#
D28#
D29#
D30#
D31#
D32#
D33#
D34#
D35#
D36#
D37#
D38#
D39#
D40#
D41#
D42#
D43#
D44#
D45#
D46#
D47#
D48#
D49#
D50#
D51#
D52#
D53#
D54#
D55#
D56#
D57#
D58#
D59#
D60#
D61#
D62#
D63#

DINV0#
DINV1#
DINV2#
DINV3#

DSTBN0#
DSTBN1#
DSTBN2#
DSTBN3#
DSTBP0#
DSTBP1#
DSTBP2#
DSTBP3#

A20M#
FERR#

IGNNE#

INIT#
LINT0
LINT1

STPCLK#

SMI#

H_D#0

E22

D0#

H_D#1

F24

D1#

H_D#2

E26

D2#

H_D#3

H22

D3#

H_D#4

F23

D4#

H_D#5

G25

D5#

H_D#6

E25

D6#

H_D#7

E23

D7#

H_D#8

K24

D8#

H_D#9

G24

D9#

H_D#10

J24

H_D#11

J23

H_D#12

H26

H_D#13

F26

H_D#14

K22

H_D#15

H25

H_D#16

N22

H_D#17

K25

H_D#18

P26

H_D#19

R23

H_D#20

L25

H_D#21

L22

H_D#22

L23

H_D#23

M23

H_D#24

P25

H_D#25

P22

H_D#26

P23

H_D#27

T24

H_D#28

R24

H_D#29

L26

H_D#30

T25

H_D#31

N24

H_D#32

AA23

H_D#33

AB24

H_D#34

V24

H_D#35

V26

H_D#36

W25

H_D#37

U23

H_D#38

U25

H_D#39

U22

H_D#40

AB25

H_D#41

W22

H_D#42

Y23

H_D#43

AA26

H_D#44

Y26

H_D#45

Y22

H_D#46

AC26

H_D#47

AA24

H_D#48

AC22

H_D#49

AC23

H_D#50

AB22

H_D#51

AA21

H_D#52

AB21

H_D#53

AC25

H_D#54

AD20

H_D#55

AE22

H_D#56

AF23

H_D#57

AD24

H_D#58

AE21

H_D#59

AD21

H_D#60

AE25

H_D#61

AF25

H_D#62

AF22

H_D#63

AF26

H_DINV#0

J26

H_DINV#1

M26

H_DINV#2

V23

H_DINV#3

AC20

H_DSTBN#0

H23

H_DSTBN#1

M24

H_DSTBN#2

W24

H_DSTBN#3

AD23

H_DSTBP#0

G22

H_DSTBP#1

N25

H_DSTBP#2

Y25

H_DSTBP#3

AE24

H_A20M#

A6

H_FERR#

A5

H_IGNNE#

C4

H_INIT#

B3

H_INTR

C6

H_NMI

B4

H_STPCLK#

D5

H_SMI#

A3

H_D#[0..63] <7>

Change to same as
Chimay 4/6

OBSFN_C0
OBSFN_C1

OBSDATA_C0
OBSDATA_C1

OBSDATA_C2
OBSDATA_C3

OBSFN_D0
OBSFN_D1

OBSDATA_D0
OBSDATA_D1

OBSDATA_D2
OBSDATA_D3

ITPCLK/HOOK4

ITPCLK#/HOOK5

VCC_OBS_CD

RESET#/HOOK6

DBR#/HOOK7

SAMTE_BSH-030-01-L-D-ACONN@

XDP_BPM#5
XDP_BPM#4

XDP_BPM#3
XDP_BPM#2

XDP_BPM#1
XDP_BPM#0

R2200

XDP@

1K_0402_5%

H_PWRGOOD

C1455

XDP@

Removed at 5/30.(Follow
Chimay)

1 2

12

0.1U_0402_16V7K

H_PWRGOOD_R
XDP_HOOK1

XDP_TCK

ITP-XDP Connector

JP29

1

GND0

3

OBSFN_A0

5

OBSFN_A1

7

GND2

9

OBSDATA_A0

11

OBSDATA_A1

13

GND4

15

OBSDATA_A2

17

OBSDATA_A3

19

GND6

21

OBSFN_B0

23

OBSFN_B1

25

GND8

27

OBSDATA_B0

29

OBSDATA_B1

31

GND10

33

OBSDATA_B2

35

OBSDATA_B3

37

GND12

39

PWRGOOD/HOOK0

41

HOOK1

43

VCC_OBS_AB

45

HOOK2

47

HOOK3

49

GND14

51

SDA

53

SCL

55

TCK1

57

TCK0

59

GND16

Thermal Sensor ADM1032AR-2

+3VS

2

C2

0.1U_0402_16V4Z

C3

1 2

H_DINV#0 <7>
H_DINV#1 <7>
H_DINV#2 <7>
H_DINV#3 <7>

H_DSTBN#[0..3] <7>

H_DSTBP#[0..3] <7>

2200P_0402_50V7K

+3VS

R14

1 2

10K_0402_5%

PWM Fan Control circuit

H_A20M# <19>
H_FERR# <19>
H_IGNNE# <19>
H_INIT# <19>
H_INTR <19>
H_NMI <19>

H_STPCLK# <19>
H_SMI# <19>

FAN_PWM<30>

Security Classification

Issued Date

THIS SHEET OF EN GINEER ING DR AWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED B Y OR D ISCLOS ED T O ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

3

2006/10/26 2006/07/26

Compal Secret Data

1

THERM#

2

Deciphered Date

H_THERMDA
H_THERMDC

+3VS

5

U2

P

INB

O

INA

G

TC7SH00FU_SSOP5

3

1

THERM#

CH751H-40_SC76

4

2

U1

1

VDD

2

D+

3

D­THERM#4GND

ADM1032AR-2_MSOP8

Address:1001_101

ICH_SMBDATA<13,14,15,20,25>

+5VS

D1

2

1

G

3

GND11

GND13

GND15
TRST#

GND17

ICH_SMBCLK<13,14,15,20,25>

4 5

GND1

GND3

GND5

GND7

GND9

TD0

TMS

2 1

6

D

S

TDI

XDP_DBRESET#_R

1 2

Change value in 5/02

2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
54
56
58
60

XDP_TDI
XDP_TMS
XDP_TDO
XDP_BPM#5
XDP_HOOK1
XDP_TRST#
XDP_TCK

CLK_CPU_XDP
CLK_CPU_XDP#

H_RESET#_R

XDP_TDO
XDP_TRST#
XDP_TDI
XDP_TMS
XDP_PRE

R2 54.9_0402_1%

1 2

R3 54.9_0402_1%

1 2

R4 54.9_0402_1%

1 2

R5 54.9_0402_1%

1 2

R2199 54.9_0402_1%@

1 2

R6 51_0402_1%

1 2

R7 54.9_0402_1%

1 2

This shall place near CPU

+VCCP+VCCP

R2201 1K_0402_1%

1 2

R2202 200_0402_1%

XDP@
XDP@

R2203
0_0402_5%

1 2

12

XDP@

Place R2203 w i t h i n 200ps (~1") to CPU

12

SCLK

SDATA

ALERT#

Q1
AO6402_TSOP6

ICH_SMBDATA

7

THERM_SCI#

6
5

ICH_SMBCLK
ICH_SMBDATA

1

C4

4.7U_0805_10V4Z

2

FAN

Title

Size Document Number Rev

Date: Sheet

ICH_SMBCLK

8

R13
10K_0402_5%

THERM_SCI# <20>

1

C5

0.1U_0402_16V4Z

2

12

ZD1

@

RLZ5.1B_LL34

ACES_85205-0200

Compal Electronics, Inc.

Yonah CPU in mFCPGA479

LA-3491P

1

R10

1K_0402_5%@

CLK_CPU_XDP <15>
CLK_CPU_XDP# <15>

H_RESET#
XDP_DBRESET#XDP_DBRESET#_R

JP3

1
2

CONN@

of

447Tuesday, March 20, 2007

+3VS

+VCCP

0.5

5

4

3

2

1

D D

V_CPU_GTLREF

Close to CPU pin AD26
within 500mils.

C C

B B

+VCCP

12

R21
1K_0402_1%

12

R24
2K_0402_1%

+VCC_CORE

R22
100_0402_1%

1 2

R23
100_0402_1%

1 2

VCCSENSE

VSSSENSE

Close to CPU pin
within 500mils.

CPU_BSEL CPU_BSEL2 CPU_BSEL1

133

166

00

0

12

12

R25

27.4_0402_1%

R26

54.9_0402_1%

R27

Length match within 25 mils
The trace width 18 mils space
7 mils

+1.5VS

1

C6

C7

2

0.01U_0402_16V7K

CPU_BSEL0

1

1

Resistor placed within

0.5" of CPU pin.Trace
should be at least 25
mils away from any
other toggling signal.

12

27.4_0402_1%

1

R28

12

54.9_0402_1%

1

2

10U_0805_10V4Z

VCCSENSE<40>
VSSSENSE<40>

H_PSI#<40>

CPU_VID0<40>
CPU_VID1<40>
CPU_VID2<40>
CPU_VID3<40>
CPU_VID4<40>
CPU_VID5<40>
CPU_VID6<40>

V_CPU_GTLREF

CPU_BSEL0<15>
CPU_BSEL1<15>
CPU_BSEL2<15>

+VCC_CORE

+VCCP

VCCSENSE
VSSSENSE

H_PSI#
CPU_VID0

CPU_VID1
CPU_VID2
CPU_VID3
CPU_VID4
CPU_VID5
CPU_VID6

CPU_BSEL0
CPU_BSEL1
CPU_BSEL2

COMP0
COMP1
COMP2
COMP3

JP1B

AF7

VCCSENSE

AE7

VSSSENSE

B26

VCCA

K6

VCCP

J6

VCCP

M6

VCCP

N6

VCCP

YONAH

VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP

PSI#
VID0

VID1
VID2
VID3
VID4
VID5
VID6

GTLREF
BSEL0

BSEL1
BSEL2

COMP0
COMP1
COMP2
COMP3

VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC

RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD

FOX_PZ47903-2741-42_YONAH

CONN@

W21

AD26

AB20
AA20
AF20
AE20
AB18
AB17
AA18
AA17
AD18
AD17
AC18
AC17
AF18
AF17

T6

R6

K21

J21
M21
N21
T21
R21
V21

V6

G21

AE6
AD6

AF5
AE5
AF4
AE3
AF2
AE2

B22
B23
C21

R26
U26

U1

V1

E7

D2

F6
D3
C1

AF1
D22
C23
C24
AA1
AA4
AB2
AA3

M4
N5

T2

V3

B2
C3

T22
B25

AB26

VSS

AA25

VSS

AD25

VSS

AE26

VSS

AB23

VSS

AC24

VSS

AF24

VSS

AE23

VSS

AA22

VSS

AD22

VSS

AC21

VSS

AF21

VSS

AB19

VSS

AA19

VSS

AD19

VSS

AC19

VSS

AF19

VSS

AE19

VSS

AB16

VSS

AA16

VSS

AD16

VSS

AC16

VSS

AF16

VSS

AE16

VSS

AB13

VSS

AA14

VSS

AD13

VSS

AC14

VSS

AF13

VSS

AE14

VSS

AB11

VSS

AA11

VSS

AD11

VSS

AC11

VSS

AF11

VSS

AE11

VSS

AB8

VSS

AA8

VSS

AD8

VSS

AC8

VSS

AF8

VSS

AE8

VSS

AA5

VSS

AD5

VSS

AC6

VSS

AF6

VSS

AB4

VSS

AC3

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

AF3
AE4
AB1
AA2
AD2
AE1
B6
C5
F5
E6
H6
J5
M5
L6
P6
R5
V5
U6
Y6
A4
D4
E3
H3
G4
K4
L3
P3
N4
T4
U3
Y3
W4
D1
C2
F2
G1

POWER, GROUNG, RESERVED SIGNALS AND NC

+VCC_CORE

JP1C

AE18

VCC

AE17

VCC

AB15

VCC

AA15

VCC

AD15

VCC

AC15

VCC

AF15

VCC

AE15

VCC

AB14

VCC

AA13

VCC

AD14

VCC

AC13

VCC

AF14

VCC

AE13

VCC

AB12

VCC

AA12

VCC

AD12

VCC

AC12

VCC

AF12

VCC

AE12

VCC

AB10

VCC

AB9

VCC

AA10

VCC

AA9

VCC

AD10

VCC

AD9

VCC

AC10

VCC

AC9

VCC

AF10

VCC

AF9

VCC

AE10

POWER, GROUND

VCC

AE9

VCC

AB7

VCC

AA7

VCC

AD7

VCC

AC7

VCC

B20

VCC

A20

VCC

F20

VCC

E20

VCC

B18

VCC

B17

VCC

A18

VCC

A17

VCC

D18

VCC

D17

VCC

C18

VCC

C17

VCC

F18

VCC

F17

VCC

E18

VCC

E17

VCC

B15

VCC

A15

VCC

D15

VCC

C15

VCC

F15

VCC

E15

VCC

B14

VCC

A13

VCC

D14

VCC

C13

VCC

F14

VCC

E13

VCC

B12

VCC

A12

VCC

D12

VCC

C12

VCC

F12

VCC

E12

VCC

B10

VCC

B9

VCC

A10

VCC

A9

VCC

D10

VCC

D9

VCC

C10

VCC

C9

VCC

F10

VCC

F9

VCC

E10

VCC

E9

VCC

B7

VCC

A7

VCC

F7

VCC

FOX_PZ47903-2741-42_YONAH

CONN@

YONAH

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

K1
J2
M2
N1
T1
R2
V2
W1
A26
D26
C25
F25
B24
A23
D23
E24
B21
C22
F22
E21
B19
A19
D19
C19
F19
E19
B16
A16
D16
C16
F16
E16
B13
A14
D13
C14
F13
E14
B11
A11
D11
C11
F11
E11
B8
A8
D8
C8
F8
E8
G26
K26
J25
M25
N26
T26
R25
V25
W26
H24
G23
K23
L24
P24
N23
T23
U24
Y24
W23
H21
J22
M22
L21
P21
R22
V22
U21
Y21

A A

Security Classification

Issued Date

THIS SHEET OF EN GINEER ING DR AWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

5

4

MAY BE USED B Y OR D ISCLOS ED T O ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

3

2006/10/26 2006/07/26

Compal Secret Data

Deciphered Date

Title

Size Document Number Rev

2

Date: Sheet

Compal Electronics, Inc.

Yonah CPU in mFCPGA479

LA-3491P

1

of

547Tuesday, March 20, 2007

0.5

5

4

3

2

1

D D

Place these capacitors on L8
(North side,Secondary Layer)

Place these capacitors on L8
(North side,Secondary Layer)

Place these capacitors on L8
(Sorth side,Secondary Layer)

C C

Place these capacitors on L8
(Sorth side,Secondary Layer)

+VCC_CORE

1

2

+VCC_CORE

1

2

+VCC_CORE

1

2

+VCC_CORE

1

2

C8
10U_0805_6.3V6M

C16
10U_0805_6.3V6M

C24
10U_0805_6.3V6M

C32
10U_0805_6.3V6M

1

C9
10U_0805_6.3V6M

2

1

C17
10U_0805_6.3V6M

2

1

C25
10U_0805_6.3V6M

2

1

C33
10U_0805_6.3V6M

2

1

C10
10U_0805_6.3V6M

2

1

C18
10U_0805_6.3V6M

2

1

C26
10U_0805_6.3V6M

2

1

C34
10U_0805_6.3V6M

2

1

C11
10U_0805_6.3V6M

2

1

C19
10U_0805_6.3V6M

2

1

C27
10U_0805_6.3V6M

2

1

C35
10U_0805_6.3V6M

2

1

C12
10U_0805_6.3V6M

2

1

C20
10U_0805_6.3V6M

2

1

C28
10U_0805_6.3V6M

2

1

C36
10U_0805_6.3V6M

2

1

C13
10U_0805_6.3V6M

2

1

C21
10U_0805_6.3V6M

2

1

C29
10U_0805_6.3V6M

2

1

C37
10U_0805_6.3V6M

2

1

C14
10U_0805_6.3V6M

2

1

C22
10U_0805_6.3V6M

2

1

C30
10U_0805_6.3V6M

2

1

C38
10U_0805_6.3V6M

2

1

C15
10U_0805_6.3V6M

2

1

C23
10U_0805_6.3V6M

2

1

C31
10U_0805_6.3V6M

2

1

C39
10U_0805_6.3V6M

2

Mid Frequence Decoupling

+VCC_CORE

330U_D2E_2.5VM_R7

1

+

C40

B B

330U_D2E_2.5VM_R7

C41

2

330U_D2E_2.5VM_R7@

1

1

+

+

C42

C43

2

2

330U_D2E_2.5VM_R7

1

+

2

330U_D2E_2.5VM_R7

1

+

C45

C44

2

330U_D2E_2.5VM_R7

1

+

2

ESR <= 1.5m ohm
Capacitor > 1980uF

02/26 Change C43 C44 C45 to

1.9mm height for PV build short
term solution

、、

+VCCP

1

+

C47

330U_D2E_2.5VM_R9

A A

2

5

1

C48

0.1U_0402_10V6K

2

1

C49

0.1U_0402_10V6K

2

1

2

4

C50

0.1U_0402_10V6K

1

C51

0.1U_0402_10V6K

2

1

C52

0.1U_0402_10V6K

2

Security Classification

Issued Date

THIS SHEET OF EN GINEER ING DR AWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED B Y OR D ISCLOS ED T O ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

1

C53

0.1U_0402_10V6K

2

3

2006/10/26 2006/07/26

Compal Secret Data

Deciphered Date

2

Title

Size Document Number Rev

Date: Sheet

Compal Electronics, Inc.

CPU Bypass capacitors

LA-3491P

647Tuesday, March 20, 2007

1

of

0.5

5

4

3

2

1

H_D#[0..63]<4>

D D

C C

H_XSCOMP/H_YSCOMP trace
width and spacing is 5/20.

B B

A A

12

R31

54.9_0402_1%

+VCCP

12

R32

54.9_0402_1%

R37

24.9_0402_1%

+VCCP

12

R48

12

R51

12

100_0402_1%

200_0402_1%

H_D#0
H_D#1
H_D#2
H_D#3
H_D#4
H_D#5
H_D#6
H_D#7
H_D#8
H_D#9
H_D#10
H_D#11
H_D#12
H_D#13
H_D#14
H_D#15
H_D#16
H_D#17
H_D#18
H_D#19
H_D#20
H_D#21
H_D#22
H_D#23
H_D#24
H_D#25
H_D#26
H_D#27
H_D#28
H_D#29
H_D#30
H_D#31
H_D#32
H_D#33
H_D#34
H_D#35
H_D#36
H_D#37
H_D#38
H_D#39
H_D#40
H_D#41
H_D#42
H_D#43
H_D#44
H_D#45
H_D#46
H_D#47
H_D#48
H_D#49
H_D#50
H_D#51
H_D#52
H_D#53
H_D#54
H_D#55
H_D#56
H_D#57
H_D#58
H_D#59
H_D#60
H_D#61
H_D#62
H_D#63

H_VREF
H_XRCOMP
H_XSCOMP
H_YRCOMP
H_YSCOMP
H_SWNG0
H_SWNG1

12

R38

24.9_0402_1%

Layout Note:
H_XRCOMP / H_YRCOMP / H_VREF / H_SWNG0 /
H_SWNG1 trace width and spacing is 18/20.

H_VREF

1

C57

2

0.1U_0402_16V4Z

5

K11
T10

W11

U11
T11

W9

W7

W6

AB7
AA9

W4
W3

W5
Y10
AB8

W2
AA4
AA7
AA2
AA6

AA10

AA1
AB4
AC9

AB11
AC11

AB3
AC2
AD1
AD9
AC1
AD7
AC6
AB5

AD10

AD4
AC8

J13
K13

W1

U3A

F1

HD0#

J1

HD1#

H1

HD2#

J6

HD3#

H3

HD4#

K2

HD5#

G1

HD6#

G2

HD7#

K9

HD8#

K1

HD9#

K7

HD10#

J8

HD11#

H4

HD12#

J3

HD13#
HD14#

G4

HD15#
HD16#
HD17#

T3

HD18#

U7

HD19#

U9

HD20#
HD21#
HD22#
HD23#

T1

HD24#

T8

HD25#

T4

HD26#
HD27#

U5

HD28#

T9

HD29#
HD30#

T5

HD31#
HD32#
HD33#
HD34#
HD35#

Y3

HD36#

Y7

HD37#
HD38#
HD39#
HD40#
HD41#
HD42#
HD43#
HD44#
HD45#
HD46#

Y8

HD47#
HD48#
HD49#
HD50#
HD51#
HD52#
HD53#
HD54#
HD55#
HD56#
HD57#
HD58#
HD59#
HD60#
HD61#
HD62#
HD63#

HVREF0
HVREF1

E1

HXRCOMP

E2

HXSCOMP

Y1

HYRCOMP

U1

HYSCOMP

E4

HXSWING
HYSWING

CALISTOGA_FCBGA1466~D

H9

HA3#

C9

HA4#

E11

HA5#

G11

HA6#

F11

HA7#

G12

HA8#

F9

HA9#

H11

HA10#

J12

HA11#

G14

HA12#

D9

HA13#

J14

HA14#

H13

HA15#

J15

HA16#

F14

HA17#

D12

HA18#

A11

HA19#

C11

HA20#

A12

HA21#

A13

HA22#

E13

HA23#

G13

HA24#

F12

HA25#

B12

HA26#

B14

HA27#

C12

HA28#

A14

HA29#

C14

HA30#

D14

HA31#

D8

HREQ#0

G8

HREQ#1

B8

HREQ#2

F8

HREQ#3

A8

HREQ#4

B9

HADSTB#0

C13

HADSTB#1

HCLKN
HCLKP

HDSTBN#0
HDSTBN#1
HDSTBN#2
HDSTBN#3
HDSTBP#0
HDSTBP#1
HDSTBP#2
HDSTBP#3

HDINV#0
HDINV#1
HDINV#2
HDINV#3

HCPURST#

HADS#

HTRDY#

HDPWR#

HDRDY#

HDEFER#

HHITM#

HHIT#

HLOCK#

HBREQ0#

HBNR#

HBPRI#

HDBSY#

HCPUSLP#

HRS0#
HRS1#
HRS2#

12

R46

12

R49

AG1
AG2

K4
T7
Y5
AC4
K3
T6
AA5
AC5

J7
W8
U3
AB10

B7
E8
E7
J9
H8
C3
D4
D3
B3
C7
C6
F6
A7
E3

B4
E6
D6

221_0603_1%

100_0402_1%

HOST

H_A#3
H_A#4
H_A#5
H_A#6
H_A#7
H_A#8
H_A#9
H_A#10
H_A#11
H_A#12
H_A#13
H_A#14
H_A#15
H_A#16
H_A#17
H_A#18
H_A#19
H_A#20
H_A#21
H_A#22
H_A#23
H_A#24
H_A#25
H_A#26
H_A#27
H_A#28
H_A#29
H_A#30
H_A#31

H_REQ#0
H_REQ#1
H_REQ#2
H_REQ#3
H_REQ#4

H_ADSTB#0
H_ADSTB#1

CLK_MCH_BCLK#
CLK_MCH_BCLK

H_DSTBN#0
H_DSTBN#1
H_DSTBN#2
H_DSTBN#3
H_DSTBP#0
H_DSTBP#1
H_DSTBP#2
H_DSTBP#3

H_DINV#0
H_DINV#1
H_DINV#2
H_DINV#3

H_RESET#
H_ADS#
H_TRDY#
H_DPWR#
H_DRDY#
H_DEFER#
H_HITM#
H_HIT#
H_LOCK#
H_BR0#
H_BNR#
H_BPRI#
H_DBSY#
H_CPUSLP#

H_RS#0
H_RS#1
H_RS#2

H_SWNG0

1

C55

2

0.1U_0402_16V4Z

4

+VCCP+VCCP

12

R47

12

R50

H_A#[3..31] <4>

H_REQ#[0..4] <4>

H_ADSTB#0 <4>
H_ADSTB#1 <4>

CLK_MCH_BCLK# <15>
CLK_MCH_BCLK <15>
H_DSTBN#[0..3] <4>

H_DSTBP#[0..3] <4>

H_DINV#0 <4>
H_DINV#1 <4>
H_DINV#2 <4>
H_DINV#3 <4>

H_RESET# <4>
H_ADS# <4>
H_TRDY# <4>
H_DPWR# <4>
H_DRDY# <4>
H_DEFER# <4>
H_HITM# <4>
H_HIT# <4>
H_LOCK# <4>
H_BR0# <4>
H_BNR# <4>
H_BPRI# <4>
H_DBSY# <4>
H_CPUSLP# <4>

H_RS#[0..2] <4>

221_0603_1%

H_SWNG1

1

C56

2

100_0402_1%

0.1U_0402_16V4Z

U3B

AE35

DMIRXN0

AF39

DMIRXN1

AG35

DMIRXN2

AH39

DMIRXN3

AC35

DMIRXP0

AE39

DMIRXP1

AF35

DMIRXP2

AG39

DMIRXP3

AE37

DMITXN0

AF41

DMITXN1

AG37

DMITXN2

AH41

DMITXN3

AC37

DMITXP0

AE41

DMITXP1

AF37

DMITXP2

AG41

DMITXP3

AY35

SM_CK0

AR1

SM_CK1

AW7

SM_CK2

AW40

SM_CK3

AW35

SM_CK0#

AT1

SM_CK1#

AY7

SM_CK2#

AY40

SM_CK3#

AU20

SM_CKE0

AT20

SM_CKE1

BA29

SM_CKE2

AY29

SM_CKE3

AW13

SM_CS0#

AW12

SM_CS1#

AY21

SM_CS2#

AW21

SM_CS3#

AL20

SM_OCDCOMP0

AF10

SM_OCDCOMP1

BA13

SM_ODT0

BA12

SM_ODT1

AY20

SM_ODT2

AU21

SM_ODT3

AV9

SM_RCOMPN

AT9

SM_RCOMPP

AK1

SM_VREF0

AK41

SM_VREF1

G28

PM_BMBUSY#

F25

PM_EXTTS0#

H26

PM_EXTTS1#

G6

PM_THERMTRIP#

AH33

PWROK

AH34

RSTIN#

K28

ICH_SYNC#

CALISTOGA_FCBGA1466~D

Layout Note:
Route as short
as possible

12

R42

R43

40.2_0402_1%

40.2_0402_1%

@

@

12

DMI

DDR MUXING

M_OCDOCMP0
M_OCDOCMP1

+1.8V

12

12

R41

12

R45

100_0402_1%

100_0402_1%

DMI_TXN0
DMI_TXN1
DMI_TXN2
DMI_TXN3

DMI_TXP0
DMI_TXP1
DMI_TXP2
DMI_TXP3

DMI_RXN0
DMI_RXN1
DMI_RXN2
DMI_RXN3

DMI_RXP0
DMI_RXP1
DMI_RXP2
DMI_RXP3

M_CLK_DDR0
M_CLK_DDR1
M_CLK_DDR2
M_CLK_DDR3

M_CLK_DDR#0
M_CLK_DDR#1
M_CLK_DDR#2
M_CLK_DDR#3

DDR_CKE0_DIMMA
DDR_CKE1_DIMMA
DDR_CKE2_DIMMB
DDR_CKE3_DIMMB

DDR_CS0_DIMMA#
DDR_CS1_DIMMA#
DDR_CS2_DIMMB#
DDR_CS3_DIMMB#

M_OCDOCMP0
M_OCDOCMP1

M_ODT0
M_ODT1
M_ODT2
M_ODT3

SMRCOMPN
SMRCOMPP

PM_BMBUSY#
DDR_THERM#
PM_EXTTS#1
H_THERMTRIP#
PWROK
PLTRST_R#

PWROK

DMI_TXN0<20>
DMI_TXN1<20>
DMI_TXN2<20>
DMI_TXN3<20>

DMI_TXP0<20>
DMI_TXP1<20>
DMI_TXP2<20>
DMI_TXP3<20>

DMI_RXN0<20>
DMI_RXN1<20>
DMI_RXN2<20>
DMI_RXN3<20>

DMI_RXP0<20>
DMI_RXP1<20>
DMI_RXP2<20>
DMI_RXP3<20>

M_CLK_DDR0<13>
M_CLK_DDR1<13>
M_CLK_DDR2<14>
M_CLK_DDR3<14>

M_CLK_DDR#0<13>
M_CLK_DDR#1<13>
M_CLK_DDR#2<14>
M_CLK_DDR#3<14>

DDR_CKE0_DIMMA<13>
DDR_CKE1_DIMMA<13>
DDR_CKE2_DIMMB<14>
DDR_CKE3_DIMMB<14>

DDR_CS0_DIMMA#<13>
DDR_CS1_DIMMA#<13>
DDR_CS2_DIMMB#<14>
DDR_CS3_DIMMB#<14>

+1.8V

R29 80.6_0402_1%
R30 80.6_0402_1%

PM_BMBUSY#<20>

DDR_THERM#<13,14>

DPRSLPVR<20,40>

VGATE_INTEL<20,40>

PM_POK<20,30>

V_DDR_MCH_REF<13,14>

R33 0_0402_5%

PLT_RST#<18,20,22,24,25,30,31>

R35 0_0402_5%@
R36 0_0402_5%

M_ODT0<13>
M_ODT1<13>
M_ODT2<14>
M_ODT3<14>

1 2
1 2

V_DDR_MCH_REF

1 2

H_THERMTRIP#<4,19>

R34 100_0402_1%

MCH_ICH_SYNC#<18>

1 2
1 2

Layout Note:
V_DDR_MCH_REF
trace width and
spacing is 20/20.

V_DDR_MCH_REF

1

C54

2

0.1U_0402_16V4Z

Stuff R42 & R43 for A1 Calistoga

Security Classification

Issued Date

THIS SHEET OF EN GINEER ING DR AWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED B Y OR D ISCLOS ED T O ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

3

2006/10/26 2006/07/26

Compal Secret Data

Deciphered Date

2

CFG0
CFG1
CFG2
CFG3
CFG4
CFG5
CFG6
CFG7
CFG8

CFG9
CFG10
CFG11
CFG12
CFG13
CFG14
CFG15
CFG16

CFG

CFG17
CFG18
CFG19
CFG20

G_CLKP
G_CLKN

D_REF_CLKN
D_REF_CLKP

CLKNC

D_REF_SSCLKN
D_REF_SSCLKP

CLK_REQ#

NC0
NC1
NC2
NC3
NC4
NC5
NC6
NC7
NC8

NC9
NC10
NC11
NC12
NC13
NC14
NC15
NC16
NC17
NC18

RESERVED1
RESERVED2

PM

RESERVED3
RESERVED4
RESERVED5
RESERVED6
RESERVED7
RESERVED8

RESERVED9
RESERVED10
RESERVED11
RESERVED12
RESERVED13

RESERVED

DDR_THERM#

PM_EXTTS#1

Title

Size Document Number Rev

Date: Sheet

Description at page11.

MCH_CLKSEL0

K16

MCH_CLKSEL1

K18

MCH_CLKSEL2

J18

CFG3

F18

CFG4

E15

CFG5

F15

CFG6

E18

CFG7

D19

CFG8

D16

CFG9

G16

CFG10

E16

CFG11

D15

CFG12

G15

CFG13

K15

CFG14

C15

CFG15

H16

CFG16

G18

CFG17

H15

CFG18

J25

CFG19

K27

CFG20

J26

CLK_MCH_3GPLL

AG33

CLK_MCH_3GPLL#

AF33

CLK_MCH_REF#

A27

CLK_MCH_REF

A26

MCH_SSCDREFCLK#

C40

MCH_SSCDREFCLK

D41

GMCH_H32

H32

A3
A39
A4
A40
AW1
AW41
AY1
BA1
BA2
BA3
BA39
BA40
BA41
C1
AY41
B2
B41
C41
D1

T32
R32
F3
F7
AG11
AF11
H7
J19
A41
A34
D28
D27
A35

R39

10K_0402_5%

R40

10K_0402_5%@

R44

1 2

0_0402_5%

PAD
PAD

PAD
PAD
PAD

PAD
PAD

PAD

12

12

CLKREQC#GMCH_H32

MCH_CLKSEL0 <15>
MCH_CLKSEL1 <15>

MCH_CLKSEL2 <15>

T1
T2

CFG5 <11>

T3

CFG7 <11>

T4

CFG9 <11>

T5

CFG11 <11>

CFG12 <11>

CFG13 <11>

T6
T7

CFG16 <11>

T8

CFG18 <11>

CFG19 <11>

CFG20 <11>

CLK_MCH_3GPLL <15>

CLK_MCH_3GPLL# <15>

CLK_MCH_REF# <15>

CLK_MCH_REF <15>

MCH_SSCDREFCLK# <15>
MCH_SSCDREFCLK <15>

+3VS

CLKREQC# <15>

Compal Electronics, Inc.

Calistoga (1/6)

LA-3491P

747Tuesday, March 20, 2007

1

0.5

of

5

D D

4

3

2

1

DDR_A_BS#0<13>
DDR_A_BS#1<13>
DDR_A_BS#2<13>

DDR_A_DM[0..7]<13>

DDR_A_DQS[0..7]<13>

C C

DDR_A_DQS#[0..7]<13>

DDR_A_MA[0..13]<13>

B B

DDR_A_CAS#<13>
DDR_A_RAS#<13>

DDR_A_WE#<13>

T9 PAD

DDR_A_BS#0
DDR_A_BS#1
DDR_A_BS#2

DDR_A_DM0
DDR_A_DM1
DDR_A_DM2
DDR_A_DM3
DDR_A_DM4
DDR_A_DM5
DDR_A_DM6
DDR_A_DM7

DDR_A_DQS0
DDR_A_DQS1
DDR_A_DQS2
DDR_A_DQS3
DDR_A_DQS4
DDR_A_DQS5
DDR_A_DQS6
DDR_A_DQS7

DDR_A_DQS#0
DDR_A_DQS#1
DDR_A_DQS#2
DDR_A_DQS#3
DDR_A_DQS#4
DDR_A_DQS#5
DDR_A_DQS#6
DDR_A_DQS#7

DDR_A_MA0
DDR_A_MA1
DDR_A_MA2
DDR_A_MA3
DDR_A_MA4
DDR_A_MA5

DDR_A_MA7
DDR_A_MA8
DDR_A_MA9
DDR_A_MA10
DDR_A_MA11 DDR_B_MA11
DDR_A_MA12
DDR_A_MA13

DDR_A_CAS#
DDR_A_RAS#
DDR_A_WE#
SA_RCVENIN#
SA_RCVENOUT#

U3D

AU12

SA_BS0

AV14

SA_BS1

BA20

SA_BS2

AJ33

SA_DM0

AM35

SA_DM1

AL26

SA_DM2

AN22

SA_DM3

AM14

SA_DM4

AL9

SA_DM5

AR3

SA_DM6

AH4

SA_DM7

AK33

SA_DQS0

AT33

SA_DQS1

AN28

SA_DQS2

AM22

SA_DQS3

AN12

SA_DQS4

AN8

SA_DQS5

AP3

SA_DQS6

AG5

SA_DQS7

AK32

SA_DQS0#

AU33

SA_DQS1#

AN27

SA_DQS2#

AM21

SA_DQS3#

AM12

SA_DQS4#

AL8

SA_DQS5#

AN3

SA_DQS6#

AH5

SA_DQS7#

AY16

SA_MA0

AU14

SA_MA1

AW16

SA_MA2

BA16

SA_MA3

BA17

SA_MA4

AU16

SA_MA5

AV17

SA_MA6

AU17

SA_MA7

AW17

SA_MA8

AT16

SA_MA9

AU13

SA_MA10

AT17

SA_MA11

AV20

SA_MA12

AV12

SA_MA13

AY13

SA_CAS#

AW14

SA_RAS#

AY14

SA_WE#

AK23

SA_RCVENIN#

AK24

SA_RCVENOUT#

CALISTOGA_FCBGA1466~D

SA_DQ0
SA_DQ1
SA_DQ2
SA_DQ3
SA_DQ4
SA_DQ5
SA_DQ6
SA_DQ7
SA_DQ8

SA_DQ9
SA_DQ10
SA_DQ11
SA_DQ12
SA_DQ13
SA_DQ14
SA_DQ15
SA_DQ16
SA_DQ17
SA_DQ18
SA_DQ19
SA_DQ20
SA_DQ21
SA_DQ22
SA_DQ23
SA_DQ24
SA_DQ25
SA_DQ26
SA_DQ27
SA_DQ28
SA_DQ29
SA_DQ30
SA_DQ31
SA_DQ32
SA_DQ33
SA_DQ34
SA_DQ35
SA_DQ36
SA_DQ37
SA_DQ38
SA_DQ39

DDR SYS MEMORY A

SA_DQ40
SA_DQ41
SA_DQ42
SA_DQ43
SA_DQ44
SA_DQ45
SA_DQ46
SA_DQ47
SA_DQ48
SA_DQ49
SA_DQ50
SA_DQ51
SA_DQ52
SA_DQ53
SA_DQ54
SA_DQ55
SA_DQ56
SA_DQ57
SA_DQ58
SA_DQ59
SA_DQ60
SA_DQ61
SA_DQ62
SA_DQ63

AJ35
AJ34
AM31
AM33
AJ36
AK35
AJ32
AH31
AN35
AP33
AR31
AP31
AN38
AM36
AM34
AN33
AK26
AL27
AM26
AN24
AK28
AL28
AM24
AP26
AP23
AL22
AP21
AN20
AL23
AP24
AP20
AT21
AR12
AR14
AP13
AP12
AT13
AT12
AL14
AL12
AK9
AN7
AK8
AK7
AP9
AN9
AT5
AL5
AY2
AW2
AP1
AN2
AV2
AT3
AN1
AL2
AG7
AF9
AG4
AF6
AG9
AH6
AF4
AF8

DDR_A_D0
DDR_A_D1
DDR_A_D2
DDR_A_D3
DDR_A_D4
DDR_A_D5
DDR_A_D6
DDR_A_D7
DDR_A_D8
DDR_A_D9
DDR_A_D10
DDR_A_D11
DDR_A_D12
DDR_A_D13
DDR_A_D14
DDR_A_D15
DDR_A_D16
DDR_A_D17
DDR_A_D18
DDR_A_D19
DDR_A_D20
DDR_A_D21
DDR_A_D22
DDR_A_D23
DDR_A_D24
DDR_A_D25
DDR_A_D26
DDR_A_D27
DDR_A_D28
DDR_A_D29
DDR_A_D30
DDR_A_D31
DDR_A_D32
DDR_A_D33
DDR_A_D34
DDR_A_D35
DDR_A_D36
DDR_A_D37
DDR_A_D38
DDR_A_D39
DDR_A_D40
DDR_A_D41
DDR_A_D42
DDR_A_D43
DDR_A_D44
DDR_A_D45
DDR_A_D46
DDR_A_D47
DDR_A_D48
DDR_A_D49
DDR_A_D50
DDR_A_D51
DDR_A_D52
DDR_A_D53
DDR_A_D54
DDR_A_D55
DDR_A_D56
DDR_A_D57
DDR_A_D58
DDR_A_D59
DDR_A_D60
DDR_A_D61
DDR_A_D62
DDR_A_D63

DDR_A_D[0..63] <13> DDR_B_D[0..63] <14>

DDR_B_BS#0<14>
DDR_B_BS#1<14>
DDR_B_BS#2<14>

DDR_B_DM[0..7]<14>

DDR_B_DQS[0..7]<14>

DDR_B_DQS#[0..7]<14>

DDR_B_MA[0..13]<14>

DDR_B_CAS#<14>

DDR_B_RAS#<14>

DDR_B_WE#<14>

T10 PAD
T12 PADT11 PAD

DDR_B_BS#0
DDR_B_BS#1
DDR_B_BS#2

DDR_B_DM0
DDR_B_DM1
DDR_B_DM2
DDR_B_DM3
DDR_B_DM4
DDR_B_DM5
DDR_B_DM6
DDR_B_DM7

DDR_B_DQS0
DDR_B_DQS1
DDR_B_DQS2
DDR_B_DQS3
DDR_B_DQS4
DDR_B_DQS5
DDR_B_DQS6
DDR_B_DQS7

DDR_B_DQS#0
DDR_B_DQS#1
DDR_B_DQS#2
DDR_B_DQS#3
DDR_B_DQS#4
DDR_B_DQS#5
DDR_B_DQS#6
DDR_B_DQS#7

DDR_B_MA0
DDR_B_MA1
DDR_B_MA2
DDR_B_MA3
DDR_B_MA4
DDR_B_MA5
DDR_B_MA6DDR_A_MA6
DDR_B_MA7
DDR_B_MA8
DDR_B_MA9
DDR_B_MA10

DDR_B_MA12
DDR_B_MA13

DDR_B_CAS#
DDR_B_RAS#
DDR_B_WE#
SB_RCVENIN#
SB_RCVENOUT#

U3E

AT24

SB_BS0

AV23

SB_BS1

AY28

SB_BS2

AK36

SB_DM0

AR38

SB_DM1

AT36

SB_DM2

BA31

SB_DM3

AL17

SB_DM4

AH8

SB_DM5

BA5

SB_DM6

AN4

SB_DM7

AM39

SB_DQS0

AT39

SB_DQS1

AU35

SB_DQS2

AR29

SB_DQS3

AR16

SB_DQS4

AR10

SB_DQS5

AR7

SB_DQS6

AN5

SB_DQS7

AM40

SB_DQS0#

AU39

SB_DQS1#

AT35

SB_DQS2#

AP29

SB_DQS3#

AP16

SB_DQS4#

AT10

SB_DQS5#

AT7

SB_DQS6#

AP5

SB_DQS7#

AY23

SB_MA0

AW24

SB_MA1

AY24

SB_MA2

AR28

SB_MA3

AT27

SB_MA4

AT28

SB_MA5

AU27

SB_MA6

AV28

SB_MA7

AV27

SB_MA8

AW27

SB_MA9

AV24

SB_MA10

BA27

SB_MA11

AY27

SB_MA12

AR23

SB_MA13

AR24

SB_CAS#

AU23

SB_RAS#

AR27

SB_WE#

AK16

SB_RCVENIN#

AK18

SB_RCVENOUT#

CALISTOGA_FCBGA1466~D

AK39

SB_DQ0

AJ37

SB_DQ1

AP39

SB_DQ2

AR41

SB_DQ3

AJ38

SB_DQ4

AK38

SB_DQ5

AN41

SB_DQ6

AP41

SB_DQ7

AT40

SB_DQ8

AV41

SB_DQ9

AU38

SB_DQ10

AV38

SB_DQ11

AP38

SB_DQ12

AR40

SB_DQ13

AW38

SB_DQ14

AY38

SB_DQ15

BA38

SB_DQ16

AV36

SB_DQ17

AR36

SB_DQ18

AP36

SB_DQ19

BA36

SB_DQ20

AU36

SB_DQ21

AP35

SB_DQ22

AP34

SB_DQ23

AY33

SB_DQ24

BA33

SB_DQ25

AT31

SB_DQ26

AU29

SB_DQ27

AU31

SB_DQ28

AW31

SB_DQ29

AV29

SB_DQ30

AW29

SB_DQ31

AM19

SB_DQ32

AL19

SB_DQ33

AP14

SB_DQ34

AN14

SB_DQ35

AN17

SB_DQ36

AM16

SB_DQ37

AP15

SB_DQ38

AL15

SB_DQ39
SB_DQ40
SB_DQ41
SB_DQ42
SB_DQ43
SB_DQ44
SB_DQ45
SB_DQ46
SB_DQ47
SB_DQ48
SB_DQ49
SB_DQ50
SB_DQ51
SB_DQ52
SB_DQ53
SB_DQ54
SB_DQ55
SB_DQ56
SB_DQ57
SB_DQ58
SB_DQ59
SB_DQ60
SB_DQ61
SB_DQ62
SB_DQ63

AJ11
AH10
AJ9
AN10
AK13
AH11
AK10
AJ8
BA10
AW10
BA4
AW4
AY10
AY9
AW5
AY5
AV4
AR5
AK4
AK3
AT4
AK5
AJ5
AJ3

DDR SYS MEMORY B

DDR_B_D0
DDR_B_D1
DDR_B_D2
DDR_B_D3
DDR_B_D4
DDR_B_D5
DDR_B_D6
DDR_B_D7
DDR_B_D8
DDR_B_D9
DDR_B_D10
DDR_B_D11
DDR_B_D12
DDR_B_D13
DDR_B_D14
DDR_B_D15
DDR_B_D16
DDR_B_D17
DDR_B_D18
DDR_B_D19
DDR_B_D20
DDR_B_D21
DDR_B_D22
DDR_B_D23
DDR_B_D24
DDR_B_D25
DDR_B_D26
DDR_B_D27
DDR_B_D28
DDR_B_D29
DDR_B_D30
DDR_B_D31
DDR_B_D32
DDR_B_D33
DDR_B_D34
DDR_B_D35
DDR_B_D36
DDR_B_D37
DDR_B_D38
DDR_B_D39
DDR_B_D40
DDR_B_D41
DDR_B_D42
DDR_B_D43
DDR_B_D44
DDR_B_D45
DDR_B_D46
DDR_B_D47
DDR_B_D48
DDR_B_D49
DDR_B_D50
DDR_B_D51
DDR_B_D52
DDR_B_D53
DDR_B_D54
DDR_B_D55
DDR_B_D56
DDR_B_D57
DDR_B_D58
DDR_B_D59
DDR_B_D60
DDR_B_D61
DDR_B_D62
DDR_B_D63

A A

Security Classification

Issued Date

THIS SHEET OF EN GINEER ING DR AWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

5

4

MAY BE USED B Y OR D ISCLOS ED T O ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

3

2006/10/26 2006/07/26

Compal Secret Data

Deciphered Date

Title

Size Document Number Rev

2

Date: Sheet

Compal Electronics, Inc.

Calistoga (2/6)

LA-3491P

847Tuesday, March 20, 2007

1

0.5

of

5

D D

LVDSA0+<17>
LVDSA1+<17>

LVDSA2+<17>
LVDSA0-<17>

LVDSA1-<17>

LVDSA2-<17>

LVDSB0+<17>
LVDSB1+<17>
LVDSB2+<17>

LVDSB0-<17>
LVDSB1-<17>
LVDSB2-<17>

LVDSAC+<17>
LVDSAC-<17>

LVDSBC+<17>

+3VS

LCD_CLK<17>

LCD_DAT<17>
ENAVDD<17>

1 2
1 2
1 2

CRT_SMBCLK<16>

CRT_SMBDAT<16>

CRT_BLU<16>
CRT_GRN<16>
CRT_RED<16>

LVDSBC-<17>

BKLT_CTL<17>
ENABLT<17,30>

R2211 10K_0402_5%
R2212 10K_0402_5%

R54 1.5K_0402_1%

+1.5VS

+1.5VS

VSYNC<16>
HSYNC<16>

R53

R55

10K_0402_5%

LCD_CLK
LCD_DAT

1 2

100K_0402_5%

+3VS

12

PACDN042_SOT23~D@

C C

B B

12

R56

ENABLT

10K_0402_5%

3

D2

1

+1.5VS
+1.5VS
+1.5VS

VSYNCHSYNC

2

R2172 0_0402_5%
R2173 0_0402_5%
R2174 0_0402_5%

1 2
1 2

LCD_CLK
LCD_DAT

ENAVDD

COMPS
LUMA

CRMA

1 2

R57
0_0603_5%

1 2

R2251

0_0402_5%

R58

255_0402_1%

4

LVDSA0+
LVDSA1+
LVDSA2+

LVDSA0­LVDSA1­LVDSA2-

LVDSB0+
LVDSB1+
LVDSB2+

LVDSB0­LVDSB1­LVDSB2-

LVDSAC+
LVDSAC­LVDSBC+
LVDSBC-

BKLT_CTL
ENABLT

VSYNC
HSYNC

CRT_IREF

12

3

PEGCOMP tr ace width

U3C

H27

SDVOCTRL_DATA

H28

SDVOCTRL_CLK

B37

LA_DATA0

B34

LA_DATA1

A36

LA_DATA2

C37

LA_DATA#0

B35

LA_DATA#1

A37

LA_DATA#2

F30

LB_DATA0

D29

LB_DATA1

F28

LB_DATA2

G30

LB_DATA#0

D30

LB_DATA#1

F29

LB_DATA#2

A32

LA_CLK

A33

LA_CLK#

E26

LB_CLK

E27

LB_CLK#

D32

LBKLT_CTL

J30

LBKLT_EN

H30

LCTLA_CLK

H29

LCTLB_DATA

G26

LDDC_CLK

G25

LDDC_DATA

F32

LIBG

12

LVDD_EN

B38

LIBG

C35

LVBG

C33

LVREFH

C32

LVREFL

A16

TVDAC_A

C18

TVDAC_B

A19

TVDAC_C

J20

TV_IREF

B16

TV_IRTNA

B18

TV_IRTNB

B19

TV_IRTNC

J29

TV_DCONSEL1

K30

TV_DCONSEL0

C26

DDCCLK

C25

DDCDATA

H23

VSYNC

G23

HSYNC

E23

BLUE

D23

BLUE#

C22

GREEN

B22

GREEN#

A21

RED

B21

RED#

J22

CRT_IREF

CALISTOGA_FCBGA1466~D

LVDS

TV CRT

and spacing is 18/25 mils.

PEGCOMP

D40

EXP_COMPI

EXP_RXN0
EXP_RXN1
EXP_RXN2
EXP_RXN3
EXP_RXN4
EXP_RXN5
EXP_RXN6
EXP_RXN7
EXP_RXN8

EXP_RXN9
EXP_RXN10
EXP_RXN11
EXP_RXN12
EXP_RXN13
EXP_RXN14
EXP_RXN15

EXP_RXP0

EXP_RXP1

EXP_RXP2

EXP_RXP3

EXP_RXP4

EXP_RXP5

EXP_RXP6

EXP_RXP7

EXP_RXP8

EXP_RXP9
EXP_RXP10
EXP_RXP11
EXP_RXP12
EXP_RXP13
EXP_RXP14
EXP_RXP15

EXP_TXN0

EXP_TXN1

EXP_TXN2

EXP_TXN3

EXP_TXN4

EXP_TXN5

EXP_TXN6

EXP_TXN7

EXP_TXN8

EXP_TXN9
EXP_TXN10
EXP_TXN11
EXP_TXN12
EXP_TXN13
EXP_TXN14
EXP_TXN15

EXP_TXP0

EXP_TXP1

EXP_TXP2

EXP_TXP3

EXP_TXP4

EXP_TXP5

EXP_TXP6

EXP_TXP7

EXP_TXP8

EXP_TXP9

EXP_TXP10
EXP_TXP11
EXP_TXP12
EXP_TXP13
EXP_TXP14
EXP_TXP15

D38
F34

G38
H34
J38
L34
M38
N34
P38
R34
T38
V34
W38
Y34
AA38
AB34
AC38

D34
F38
G34
H38
J34
L38
M34
N38
P34
R38
T34
V38
W34
Y38
AA34
AB38

F36
G40
H36
J40
L36
M40
N36
P40
R36
T40
V36
W40
Y36
AA40
AB36
AC40

D36
F40
G36
H40
J36
L40
M36
N40
P36
R40
T36
V40
W36
Y40
AA36
AB40

EXP_COMPO

PCI-EXPRESS GRAPHICS

R52

24.9_0402_1%

1 2

+1.5VS_PCIE

2

1

A A

Security Classification

Issued Date

THIS SHEET OF EN GINEER ING DR AWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

5

4

MAY BE USED B Y OR D ISCLOS ED T O ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

3

2006/10/26 2006/07/26

Compal Secret Data

Deciphered Date

Title

Size Document Number Rev

2

Date: Sheet

Compal Electronics, Inc.

Calistoga (3/6)

LA-3491P

947Tuesday, March 20, 2007

1

0.5

of

5

4

3

2

1

+1.5VS_DPLLA +1.5VS_DPLLB

Place close to Pin G41

+2.5VS

C59

D D

C C

1

C76

C77

2

4.7U_0805_10V4Z

B B

1

C91

2

1

0.22U_0603_10V7K

2

1

+

2

1

2

2.2U_0805_16V4Z

MCH_A6

1

C84

2

MCH_D2

C93

C94

0.22U_0603_10V7K

+1.5VS

+VCCP

C67

220U_D2_2VM_R9

0.47U_0603_10V7K

MCH_AB1

1

2

0.47U_0603_10V7K

U3H

AC14

VTT0

AB14

VTT1

W14

VTT2

V14

VTT3

T14

VTT4

R14

VTT5

P14

VTT6

N14

VTT7

M14

VTT8

L14

VTT9

AD13

VTT10

AC13

VTT11

AB13

VTT12

AA13

VTT13

Y13

VTT14

W13

VTT15

V13

VTT16

U13

VTT17

T13

VTT18

R13

VTT19

N13

VTT20

M13

VTT21

L13

VTT22

AB12

VTT23

AA12

VTT24

Y12

VTT25

W12

VTT26

V12

VTT27

U12

VTT28

T12

VTT29

R12

VTT30

P12

VTT31

N12

VTT32

M12

VTT33

L12

VTT34

R11

VTT35

P11

VTT36

N11

VTT37

M11

VTT38

R10

VTT39

P10

VTT40

N10

VTT41

M10

VTT42

P9

VTT43

N9

VTT44

M9

VTT45

R8

VTT46

P8

VTT47

N8

VTT48

M8

VTT49

P7

VTT50

N7

VTT51

M7

VTT52

R6

VTT53

P6

VTT54

M6

VTT55

A6

VTT56

R5

VTT57

P5

VTT58

N5

VTT59

M5

VTT60

P4

VTT61

N4

VTT62

M4

VTT63

R3

VTT64

P3

VTT65

N3

VTT66

M3

VTT67

R2

VTT68

P2

VTT69

M2

VTT70

D2

VTT71

AB1

VTT72

R1

VTT73

P1

VTT74

N1

VTT75

M1

VTT76

AG14

VCCAUX32

AF14

VCCAUX33

AE14

VCCAUX34

Y14

VCCAUX35

AF13

VCCAUX36

AE13

VCCAUX37

AF12

VCCAUX38

AE12

VCCAUX39

AD12

VCCAUX40

CALISTOGA_FCBGA1466~D

P O W E R

VCC_SYNC

VCCTX_LVDS0
VCCTX_LVDS1
VCCTX_LVDS2

VCC3G0
VCC3G1
VCC3G2
VCC3G3
VCC3G4
VCC3G5
VCC3G6

VCCA_3GPLL

VCCA_3GBG
VSSA_3GBG

VCCA_CRTDAC0
VCCA_CRTDAC1
VSSA_CRTDAC2

VCCA_DPLLA
VCCA_DPLLB

VCCA_HPLL

VCCA_LVDS
VSSA_LVDS

VCCA_MPLL

VCCA_TVBG

VSSA_TVBG

VCCA_TVDACA0
VCCA_TVDACA1
VCCA_TVDACB0
VCCA_TVDACB1
VCCA_TVDACC0
VCCA_TVDACC1

VCCD_HMPLL0
VCCD_HMPLL1

VCCD_LVDS0
VCCD_LVDS1
VCCD_LVDS2

VCCD_TVDAC

VCCDQ_TVDAC

VCCHV0
VCCHV1
VCCHV2

VCCAUX0
VCCAUX1
VCCAUX2
VCCAUX3
VCCAUX4
VCCAUX5
VCCAUX6
VCCAUX7
VCCAUX8

VCCAUX9
VCCAUX10
VCCAUX11
VCCAUX12
VCCAUX13
VCCAUX14
VCCAUX15
VCCAUX16
VCCAUX17
VCCAUX18
VCCAUX19
VCCAUX20
VCCAUX21
VCCAUX22
VCCAUX23
VCCAUX24
VCCAUX25
VCCAUX26
VCCAUX27
VCCAUX28
VCCAUX29
VCCAUX30
VCCAUX31

H22

B30
C30
A30

AB41
AJ41
L41
N41
R41
V41
Y41

AC33
G41
H41

E21
F21
G21

B26
C39
AF1

A38
B39

AF2
H20

G20

E19
F19
C20
D20
E20
F20

AH1
AH2

A28
B28
C28

D21
H19

A23
B23
B25

AK31
AF31
AE31
AC31
AL30
AK30
AJ30
AH30
AG30
AF30
AE30
AD30
AC30
AG29
AF29
AE29
AD29
AC29
AG28
AF28
AE28
AH22
AJ21
AH21
AJ20
AH20
AH19
P19
P16
AH15
P15
AH14

0.1U_0402_16V4Z

1 2

W=40 mils

+1.5VS_3GPLL
+2.5VS

MCH_CRTDAC

+1.5VS_DPLLA
+1.5VS_DPLLB
+1.5VS_HPLL

+2.5VS

+1.5VS_MPLL

+1.5VS

+1.5VS

+1.5VS

1

C92

2

1

2

C85

0.1U_0402_16V4Z

0.1U_0402_16V4Z

+2.5VS

10U_0805_6.3V6M

1

+

2

C64
220U_D2_2VM_R9

1

C74

2

R2221

12

0_0402_5%

R2222

12

0_0402_5%

R2223

12

0_0402_5%

R2224

12

0_0402_5%

R2225

12

0_0402_5%

+3VS

1

C86
10U_0805_6.3V6M

2

+1.5VS_PCIE

C65

1

2

1

2

2200P_0402_50V7K

+1.5VS

+1.5VS

C66

1

10U_0805_6.3V6M

2

L3

C75

0.1U_0402_16V4Z

12/28

R60

0_0805_5%

1 2

12

+1.5VS

BLM11A601S_0603

+2.5VS

1

2

+2.5VS

+1.5VS_DPLLA +1.5VS_DPLLB

C58

0.1U_0402_16V4Z

C62

0.1U_0402_16V4Z

1

2

L1

CHB1608U301_0603

1

330U_D2E_2.5VM

C60

+

2

12

PCI-E/MEM/PSB PLL decoupling

+1.5VS+1.5VS_3GPLL

3GPLL

R67

0_0805_5%

1

C88
10U_0805_6.3V6M

2

R65

0_0805_5%

12

12

C80

@

1

2

0.1U_0402_16V4Z

10_0402_5%@

R64

1 2

0.5_0805_1%

1

1

C79

C78

2

2

0.1U_0402_16V4Z
10U_0805_6.3V6M

+1.5VS_MPLL

45mA Max. 45mA Max.

1

C87

2

0.1U_0402_16V4Z

+1.5VS_HPLL

1

C89

2

+VCCP

R70

0.1U_0402_16V4Z

C63

1

2

R68

0_0805_5%

1

C90
10U_0805_6.3V6M

2

0.1U_0402_16V4Z

D3
CH751H-40_SOD323

@

1 2
12

+2.5VS +3VS

1 2

R59

0_1206_5%

L2
CHB1608U301_0603@

12

+1.5VS+1.5VS

1

+

@

330U_D2E_2.5VM

C61

2

12

+1.5VS+1.5VS

+1.5VS

D4
CH751H-40_SOD323

@

1 2
12

R71

10_0402_5%@

A A

Security Classification

Issued Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETE NT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

5

4

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

3

2006/10/26 2006/07/26

Compal Secret Data

Deciphered Date

Title

Size Document Number Rev

2

Date: Sheet

Compal Electronics, Inc.

Calistoga (4/6)

LA-3491P

10 47Tuesday, Ma rch 20, 2007

1

0.5

of

5

4

3

2

1

Strap Pin Table

CFG[3:17] have internal pull up

+VCCP

D D

1

C99

2

0.22U_0603_10V7K

10U_0805_6.3V6M

1

C106

C107

2

10U_0805_6.3V6M

C C

C115

B B

1

1

C101

C100

2

2

0.22U_0603_10V7K

C109

220U_D2_2VM_R9

0.22U_0603_10V7K

1

1

C108

2

2

1U_0603_10V4Z

1

1

C110

+

+

2

2

330U_D2E_2.5VM_R9

@

1

+

2

330U_D2E_2.5VM_R9

@

+VCCP

U3F

AD27

VCC_NCTF0

AC27

VCC_NCTF1

AB27

VCC_NCTF2

AA27

VCC_NCTF3

Y27

VCC_NCTF4

W27

VCC_NCTF5

V27

VCC_NCTF6

U27

VCC_NCTF7

T27

VCC_NCTF8

R27

VCC_NCTF9

AD26

VCC_NCTF10

AC26

VCC_NCTF11

AB26

VCC_NCTF12

AA26

VCC_NCTF13

Y26

VCC_NCTF14

W26

VCC_NCTF15

V26

VCC_NCTF16

U26

VCC_NCTF17

T26

VCC_NCTF18

R26

VCC_NCTF19

AD25

VCC_NCTF20

AC25

VCC_NCTF21

AB25

VCC_NCTF22

AA25

VCC_NCTF23

Y25

VCC_NCTF24

W25

VCC_NCTF25

V25

VCC_NCTF26

U25

VCC_NCTF27

T25

VCC_NCTF28

R25

VCC_NCTF29

AD24

VCC_NCTF30

AC24

VCC_NCTF31

AB24

VCC_NCTF32

AA24

VCC_NCTF33

Y24

VCC_NCTF34

W24

VCC_NCTF35

V24

VCC_NCTF36

U24

VCC_NCTF37

T24

VCC_NCTF38

R24

VCC_NCTF39

AD23

VCC_NCTF40

V23

VCC_NCTF41

U23

VCC_NCTF42

T23

VCC_NCTF43

R23

VCC_NCTF44

AD22

VCC_NCTF45

V22

VCC_NCTF46

U22

VCC_NCTF47

T22

VCC_NCTF48

R22

VCC_NCTF49

AD21

VCC_NCTF50

V21

VCC_NCTF51

U21

VCC_NCTF52

T21

VCC_NCTF53

R21

VCC_NCTF54

AD20

VCC_NCTF55

V20

VCC_NCTF56

U20

VCC_NCTF57

T20

VCC_NCTF58

R20

VCC_NCTF59

AD19

VCC_NCTF60

V19

VCC_NCTF61

U19

VCC_NCTF62

T19

VCC_NCTF63

AD18

VCC_NCTF64

AC18

VCC_NCTF65

AB18

VCC_NCTF66

AA18

VCC_NCTF67

Y18

VCC_NCTF68

W18

VCC_NCTF69

V18

VCC_NCTF70

U18

VCC_NCTF71

T18

VCC_NCTF72

M19

VCC100

L19

VCC101

N18

VCC102

M18

VCC103

L18

VCC104

P17

VCC105

N17

VCC106

M17

VCC107

N16

VCC108

M16

VCC109

L16

VCC110

CALISTOGA_FCBGA1466~D

VCCAUX_NCTF0
VCCAUX_NCTF1
VCCAUX_NCTF2
VCCAUX_NCTF3
VCCAUX_NCTF4
VCCAUX_NCTF5
VCCAUX_NCTF6
VCCAUX_NCTF7
VCCAUX_NCTF8

VCCAUX_NCTF9
VCCAUX_NCTF10
VCCAUX_NCTF11
VCCAUX_NCTF12
VCCAUX_NCTF13
VCCAUX_NCTF14
VCCAUX_NCTF15
VCCAUX_NCTF16
VCCAUX_NCTF17
VCCAUX_NCTF18
VCCAUX_NCTF19
VCCAUX_NCTF20
VCCAUX_NCTF21
VCCAUX_NCTF22
VCCAUX_NCTF23
VCCAUX_NCTF24
VCCAUX_NCTF25
VCCAUX_NCTF26
VCCAUX_NCTF27
VCCAUX_NCTF28
VCCAUX_NCTF29
VCCAUX_NCTF30
VCCAUX_NCTF31
VCCAUX_NCTF32
VCCAUX_NCTF33
VCCAUX_NCTF34
VCCAUX_NCTF35
VCCAUX_NCTF36

P O W E R

VCCAUX_NCTF37
VCCAUX_NCTF38
VCCAUX_NCTF39
VCCAUX_NCTF40
VCCAUX_NCTF41
VCCAUX_NCTF42
VCCAUX_NCTF43
VCCAUX_NCTF44
VCCAUX_NCTF45
VCCAUX_NCTF46
VCCAUX_NCTF47
VCCAUX_NCTF48
VCCAUX_NCTF49
VCCAUX_NCTF50
VCCAUX_NCTF51
VCCAUX_NCTF52
VCCAUX_NCTF53
VCCAUX_NCTF54
VCCAUX_NCTF55
VCCAUX_NCTF56
VCCAUX_NCTF57

VSS_NCTF0
VSS_NCTF1
VSS_NCTF2
VSS_NCTF3
VSS_NCTF4
VSS_NCTF5
VSS_NCTF6
VSS_NCTF7
VSS_NCTF8

VSS_NCTF9
VSS_NCTF10
VSS_NCTF11
VSS_NCTF12

VCC_SM100

VCC_SM101

VCC_SM102

VCC_SM103

VCC_SM104

VCC_SM105

VCC_SM106

VCC_SM107

AG27
AF27
AG26
AF26
AG25
AF25
AG24
AF24
AG23
AF23
AG22
AF22
AG21
AF21
AG20
AF20
AG19
AF19
R19
AG18
AF18
R18
AG17
AF17
AE17
AD17
AB17
AA17
W17
V17
T17
R17
AG16
AF16
AE16
AD16
AC16
AB16
AA16
Y16
W16
V16
U16
T16
R16
AG15
AF15
AE15
AD15
AC15
AB15
AA15
Y15
W15
V15
U15
T15
R15

AE27
AE26
AE25
AE24
AE23
AE22
AE21
AE20
AE19
AE18
AC17
Y17
U17

AR6
AP6
AN6
AL6
AK6
AJ6
AV1
AJ1

+1.5VS

VCCSM_LF2
VCCSM_LF1

C117

+1.8V

0.47U_0603_10V7K

1

1

C118

2

2

0.47U_0603_10V7K

Place near pin AV1 & AJ1

A A

+VCCP

U3G

AA33

VCC0

W33

VCC1

P33

VCC2

N33

VCC3

L33

VCC4

J33

VCC5

AA32

VCC6

Y32

VCC7

W32

VCC8

V32

VCC9

P32

VCC10

N32

VCC11

M32

VCC12

L32

VCC13

J32

VCC14

AA31

VCC15

W31

VCC16

V31

VCC17

T31

VCC18

R31

VCC19

P31

VCC20

N31

VCC21

M31

VCC22

AA30

VCC23

Y30

VCC24

W30

VCC25

V30

VCC26

U30

VCC27

T30

VCC28

R30

VCC29

P30

VCC30

N30

VCC31

M30

VCC32

L30

VCC33

AA29

VCC34

Y29

VCC35

W29

VCC36

V29

VCC37

U29

VCC38

R29

VCC39

P29

VCC40

M29

VCC41

L29

VCC42

AB28

VCC43

AA28

VCC44

Y28

VCC45

V28

VCC46

U28

VCC47

T28

VCC48

R28

VCC49

P28

VCC50

N28

VCC51

M28

VCC52

L28

VCC53

P27

VCC54

N27

VCC55

M27

VCC56

L27

VCC57

P26

VCC58

N26

VCC59

L26

VCC60

N25

VCC61

M25

VCC62

L25

VCC63

P24

VCC64

N24

VCC65

M24

VCC66

AB23

VCC67

AA23

VCC68

Y23

VCC69

P23

VCC70

N23

VCC71

M23

VCC72

L23

VCC73

AC22

VCC74

AB22

VCC75

Y22

VCC76

W22

VCC77

P22

VCC78

N22

VCC79

M22

VCC80

L22

VCC81

AC21

VCC82

AA21

VCC83

W21

VCC84

N21

VCC85

M21

VCC86

L21

VCC87

AC20

VCC88

AB20

VCC89

Y20

VCC90

W20

VCC91

P20

VCC92

N20

VCC93

M20

VCC94

L20

VCC95

AB19

VCC96

AA19

VCC97

Y19

VCC98

N19

VCC99

CALISTOGA_FCBGA1466~D

P O W E R

VCC_SM0
VCC_SM1
VCC_SM2
VCC_SM3
VCC_SM4
VCC_SM5
VCC_SM6
VCC_SM7
VCC_SM8

VCC_SM9
VCC_SM10
VCC_SM11
VCC_SM12
VCC_SM13
VCC_SM14
VCC_SM15
VCC_SM16
VCC_SM17
VCC_SM18
VCC_SM19
VCC_SM20
VCC_SM21
VCC_SM22
VCC_SM23
VCC_SM24
VCC_SM25
VCC_SM26
VCC_SM27
VCC_SM28
VCC_SM29
VCC_SM30
VCC_SM31
VCC_SM32
VCC_SM33
VCC_SM34
VCC_SM35
VCC_SM36
VCC_SM37
VCC_SM38
VCC_SM39
VCC_SM40
VCC_SM41
VCC_SM42
VCC_SM43
VCC_SM44
VCC_SM45
VCC_SM46
VCC_SM47
VCC_SM48
VCC_SM49
VCC_SM50
VCC_SM51
VCC_SM52
VCC_SM53
VCC_SM54
VCC_SM55
VCC_SM56
VCC_SM57
VCC_SM58
VCC_SM59
VCC_SM60
VCC_SM61
VCC_SM62
VCC_SM63
VCC_SM64
VCC_SM65
VCC_SM66
VCC_SM67
VCC_SM68
VCC_SM69
VCC_SM70
VCC_SM71
VCC_SM72
VCC_SM73
VCC_SM74
VCC_SM75
VCC_SM76
VCC_SM77
VCC_SM78
VCC_SM79
VCC_SM80
VCC_SM81
VCC_SM82
VCC_SM83
VCC_SM84
VCC_SM85
VCC_SM86
VCC_SM87
VCC_SM88
VCC_SM89
VCC_SM90
VCC_SM91
VCC_SM92
VCC_SM93
VCC_SM94
VCC_SM95
VCC_SM96
VCC_SM97
VCC_SM98
VCC_SM99

AU41
AT41
AM41
AU40
BA34
AY34
AW34
AV34
AU34
AT34
AR34
BA30
AY30
AW30
AV30
AU30
AT30
AR30
AP30
AN30
AM30
AM29
AL29
AK29
AJ29
AH29
AJ28
AH28
AJ27
AH27
BA26
AY26
AW26
AV26
AU26
AT26
AR26
AJ26
AH26
AJ25
AH25
AJ24
AH24
BA23
AJ23
BA22
AY22
AW22
AV22
AU22
AT22
AR22
AP22
AK22
AJ22
AK21
AK20
BA19
AY19
AW19
AV19
AU19
AT19
AR19
AP19
AK19
AJ19
AJ18
AJ17
AH17
AJ16
AH16
BA15
AY15
AW15
AV15
AU15
AT15
AR15
AJ15
AJ14
AJ13
AH13
AK12
AJ12
AH12
AG12
AK11
BA8
AY8
AW8
AV8
AT8
AR8
AP8
BA6
AY6
AW6
AV6
AT6

+1.8V

VCCSM_LF4
VCCSM_LF5

C97

Place near pin AT41 & AM41

C111

Place near pin BA23

C113

10U_0805_6.3V6M

C116

Place near pin BA15

1

C98

2

0.47U_0603_10V7K

1

C102

2

0.1U_0402_16V4Z

1

2

0.47U_0603_10V7K

1

C114

2

10U_0805_6.3V6M

1

2

0.47U_0603_10V7K

CFG[2:0]

1

2

0.47U_0603_10V7K

CFG5

CFG7

CFG9

CFG11

CFG[13:12]

+1.8V

CFG16

1

1

1

C103

C104

2

0.1U_0402_16V4Z

C105

2

2

0.1U_0402_16V4Z

0.1U_0402_16V4Z

CFG18

CFG19

SDVO_CTRLDATA

CFG20

(PCIE/SDVO select)

1

1

+

C112

2

220U_D2_4VM@

2

CFG[19:18] have internal pull down

011 = 667MT/s FSB
001 = 533MT/s FSB

0 = DMI x 2
1 = DMI x 4

0 = Reserved
1 = Mobile Yonah CPU

0 = Lane Reversal Enable
1 = Normal Operation

0 = Calistoga

(According to Intel Napa Schematic Checklist & CRB
Rev1.301 document 2.2Kohm pull-down resistor
request)

1 = Reserved

00 = Reserved
01 = XOR Mode Enabled
10 = All Z Mode Enabled
11 = Normal Operation

0 = Dynamic ODT Disabled
1 = Dynamic ODT Enabled (Default)

0 = 1.05V
1 = 1.5V

0 = Normal Operation
1 = DMI Lane Reversal Enable

0 = No SDVO Device Present

(Default)

(Default)

*

*

(Default)

*

(Default)

*

(Default)

*

*

1 = SDVO Device Present

0 = Only PCIE or SDVO is
operational.
1 = PCIE/SDVO are operating
simu.

CFG5<7>
CFG7<7>

CFG9<7>
CFG11<7>
CFG12<7>
CFG13<7>
CFG16<7>

CFG18<7>
CFG19<7>
CFG20<7>

R72 2.2K_0402_5%@
R73 2.2K_0402_5%@
R74 2.2K_0402_5%@
R75 2.2K_0402_5%@
R76 2.2K_0402_5%@
R77 2.2K_0402_5%@
R78 2.2K_0402_5%@

R79 1K_0402_5%@
R80 1K_0402_5%@
R81 1K_0402_5%@

*

1 2
1 2
1 2
1 2
1 2
1 2
1 2

1 2
1 2
1 2

(Default)

*

(Default)

*

(Default)

*

+3VS

Security Classification

Issued Date

THIS SHEET OF EN GINEER ING DR AWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

5

4

MAY BE USED B Y OR D ISCLOS ED T O ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

3

2006/10/26 2006/07/26

Compal Secret Data

Deciphered Date

Title

Size Document Number Rev

2

Date: Sheet

Compal Electronics, Inc.

Calistoga (5/6)

LA-3491P

11 47Tuesday, March 20, 2007

1

0.5

of

5

4

3

2

1

U3I

AC41

VSS0

AA41

VSS1

W41

VSS2

T41

VSS3

P41

VSS4

M41

D D

C C

B B

A A

VSS5

J41

VSS6

F41

VSS7

AV40

VSS8

AP40

VSS9

AN40

VSS10

AK40

VSS11

AJ40

VSS12

AH40

VSS13

AG40

VSS14

AF40

VSS15

AE40

VSS16

B40

VSS17

AY39

VSS18

AW39

VSS19

AV39

VSS20

AR39

VSS21

AN39

VSS22

AJ39

VSS23

AC39

VSS24

AB39

VSS25

AA39

VSS26

Y39

VSS27

W39

VSS28

V39

VSS29

T39

VSS30

R39

VSS31

P39

VSS32

N39

VSS33

M39

VSS34

L39

VSS35

J39

VSS36

H39

VSS37

G39

VSS38

F39

VSS39

D39

VSS40

AT38

VSS41

AM38

VSS42

AH38

VSS43

AG38

VSS44

AF38

VSS45

AE38

VSS46

C38

VSS47

AK37

VSS48

AH37

VSS49

AB37

VSS50

AA37

VSS51

Y37

VSS52

W37

VSS53

V37

VSS54

T37

VSS55

R37

VSS56

P37

VSS57

N37

VSS58

M37

VSS59

L37

VSS60

J37

VSS61

H37

VSS62

G37

VSS63

F37

VSS64

D37

VSS65

AY36

VSS66

AW36

VSS67

AN36

VSS68

AH36

VSS69

AG36

VSS70

AF36

VSS71

AE36

VSS72

AC36

VSS73

C36

VSS74

B36

VSS75

BA35

VSS76

AV35

VSS77

AR35

VSS78

AH35

VSS79

AB35

VSS80

AA35

VSS81

Y35

VSS82

W35

VSS83

V35

VSS84

T35

VSS85

R35

VSS86

P35

VSS87

N35

VSS88

M35

VSS89

L35

VSS90

J35

VSS91

H35

VSS92

G35

VSS93

F35

VSS94

D35

VSS95

AN34

VSS96

AK34

VSS97

AG34

VSS98

AF34

VSS99

CALISTOGA_FCBGA1466~D

P O W E R

VSS100
VSS101
VSS102
VSS103
VSS104
VSS105
VSS106
VSS107
VSS108
VSS109
VSS110
VSS111
VSS112
VSS113
VSS114
VSS115
VSS116
VSS117
VSS118
VSS119
VSS120
VSS121
VSS122
VSS123
VSS124
VSS125
VSS126
VSS127
VSS128
VSS129
VSS130
VSS131
VSS132
VSS133
VSS134
VSS135
VSS136
VSS137
VSS138
VSS139
VSS140
VSS141
VSS142
VSS143
VSS144
VSS145
VSS146
VSS147
VSS148
VSS149
VSS150
VSS151
VSS152
VSS153
VSS154
VSS155
VSS156
VSS157
VSS158
VSS159
VSS160
VSS161
VSS162
VSS163
VSS164
VSS165
VSS166
VSS167
VSS168
VSS169
VSS170
VSS171
VSS172
VSS173
VSS174
VSS175
VSS176
VSS177
VSS178
VSS179
VSS180
VSS181
VSS182
VSS183
VSS184
VSS185
VSS186
VSS187
VSS188
VSS189
VSS190
VSS191
VSS192
VSS193
VSS194
VSS195
VSS196
VSS197
VSS198
VSS199

AE34
AC34
C34
AW33
AV33
AR33
AE33
AB33
Y33
V33
T33
R33
M33
H33
G33
F33
D33
B33
AH32
AG32
AF32
AE32
AC32
AB32
G32
B32
AY31
AV31
AN31
AJ31
AG31
AB31
Y31
AB30
E30
AT29
AN29
AB29
T29
N29
K29
G29
E29
C29
B29
A29
BA28
AW28
AU28
AP28
AM28
AD28
AC28
W28
J28
E28
AP27
AM27
AK27
J27
G27
F27
C27
B27
AN26
M26
K26
F26
D26
AK25
P25
K25
H25
E25
D25
A25
BA24
AU24
AL24
AW23
AT23
AN23
AM23
AH23
AC23
W23
K23
J23
F23
C23
AA22
K22
G22
F22
E22
D22
A22
BA21
AV21
AR21

U3J

AN21

VSS200

AL21

VSS201

AB21

VSS202

Y21

VSS203

P21

VSS204

K21

VSS205

J21

VSS206

H21

VSS207

C21

VSS208

AW20

VSS209

AR20

VSS210

AM20

VSS211

AA20

VSS212

K20

VSS213

B20

VSS214

A20

VSS215

AN19

VSS216

AC19

VSS217

W19

VSS218

K19

VSS219

G19

VSS220

C19

VSS221

AH18

VSS222

P18

VSS223

H18

VSS224

D18

VSS225

A18

VSS226

AY17

VSS227

AR17

VSS228

AP17

VSS229

AM17

VSS230

AK17

VSS231

AV16

VSS232

AN16

VSS233

AL16

VSS234

J16

VSS235

F16

VSS236

C16

VSS237

AN15

VSS238

AM15

VSS239

AK15

VSS240

N15

VSS241

M15

VSS242

L15

VSS243

B15

VSS244

A15

VSS245

BA14

VSS246

AT14

VSS247

AK14

VSS248

AD14

VSS249

AA14

VSS250

U14

VSS251

K14

VSS252

H14

VSS253

E14

VSS254

AV13

VSS255

AR13

VSS256

AN13

VSS257

AM13

VSS258

AL13

VSS259

AG13

VSS260

P13

VSS261

F13

VSS262

D13

VSS265

B13

VSS264

AY12

VSS263

AC12

VSS266

K12

VSS267

H12

VSS268

E12

VSS269

AD11

VSS270

AA11

VSS271

Y11

VSS272

J11

VSS273

D11

VSS274

B11

VSS275

AV10

VSS276

AP10

VSS277

AL10

VSS278

AJ10

VSS279

CALISTOGA_FCBGA1466~D

P O W E R

VSS280
VSS281
VSS282
VSS283
VSS284
VSS285
VSS286
VSS287
VSS288
VSS289
VSS290
VSS292
VSS291
VSS293
VSS294
VSS295
VSS296
VSS297
VSS298
VSS299
VSS300
VSS301
VSS302
VSS303
VSS304
VSS305
VSS306
VSS307
VSS308
VSS309
VSS310
VSS311
VSS312
VSS313
VSS314
VSS315
VSS316
VSS317
VSS318
VSS319
VSS320
VSS321
VSS322
VSS323
VSS324
VSS325
VSS326
VSS327
VSS328
VSS329
VSS330
VSS331
VSS332
VSS333
VSS334
VSS335
VSS336
VSS337
VSS338
VSS339
VSS340
VSS341
VSS342
VSS343
VSS344
VSS345
VSS346
VSS347
VSS348
VSS349
VSS350
VSS351
VSS352
VSS353
VSS354
VSS355
VSS356
VSS357
VSS358
VSS359
VSS360

AG10
AC10
W10
U10
BA9
AW9
AR9
AH9
AB9
Y9
R9
G9
E9
A9
AG8
AD8
AA8
U8
K8
C8
BA7
AV7
AP7
AL7
AJ7
AH7
AF7
AC7
R7
G7
D7
AG6
AD6
AB6
Y6
U6
N6
K6
H6
B6
AV5
AF5
AD5
AY4
AR4
AP4
AL4
AJ4
Y4
U4
R4
J4
F4
C4
AY3
AW3
AV3
AL3
AH3
AG3
AF3
AD3
AC3
AA3
G3
AT2
AR2
AP2
AK2
AJ2
AD2
AB2
Y2
U2
T2
N2
J2
H2
F2
C2
AL1

Security Classification

Issued Date

THIS SHEET OF EN GINEER ING DR AWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

5

4

MAY BE USED B Y OR D ISCLOS ED T O ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

3

2006/10/26 2006/07/26

Compal Secret Data

Deciphered Date

Title

Size Document Number Rev

2

Date: Sheet

Compal Electronics, Inc.

Calistoga (6/6)

LA-3491P

12 47Tuesday, March 20, 2007

1

0.5

of

5

DDR_A_DQS#[0..7]<8>

DDR_A_D[0..63]<8>

DDR_A_DM[0..7]<8>
DDR_A_DQS[0..7]<8>
DDR_A_MA[0..13]<8>

D D

Layout Note:
Place near JP34

+1.8V

1

2

C133

2.2U_0805_16V4Z

1

2

0.1U_0402_16V4Z

1

2

+0.9V

2.2U_0805_16V4Z

0.1U_0402_16V4Z

C125

C124

1

1

2

2

0.1U_0402_16V4Z

0.1U_0402_16V4Z

1

1

2

2

C135

DDR_A_BS#2

14

DDR_CKE0_DIMMA

23

DDR_A_MA7

14

DDR_A_MA6

23

DDR_A_MA9

14

DDR_A_MA12

23

DDR_A_MA4

14

DDR_A_MA2

23

DDR_A_MA0

14

DDR_A_BS#1

23

M_ODT0

14

DDR_A_MA13

23

DDR_CKE1_DIMMA

14

DDR_A_MA11

23

C136

C134

RP2 56_0404_4P2R_5%

RP4 56_0404_4P2R_5%

RP6 56_0404_4P2R_5%

RP8 56_0404_4P2R_5%

RP10 56_0404_4P2R_5%

RP12 56_0404_4P2R_5%

RP13 56_0404_4P2R_5%

C126

0.1U_0402_16V4Z

0.1U_0402_16V4Z

1

2

0.1U_0402_16V4Z

1

2

C137

2.2U_0805_16V4Z
C121

1

2

C C

B B

A A

Layout Note:
Place one cap close to every 2 pullup
resistors terminated to +0.9V

+0.9V

0.1U_0402_16V4Z

1

2

C130

DDR_A_MA5
DDR_A_MA8

DDR_A_MA1
DDR_A_MA3

DDR_A_RAS#
DDR_CS0_DIMMA#

DDR_A_BS#0
DDR_A_MA10

DDR_A_CAS#
DDR_A_WE#

DDR_CS1_DIMMA#
M_ODT1

0.1U_0402_16V4Z

2.2U_0805_16V4Z

1

2

C131

5

C122

1

2

0.1U_0402_16V4Z

1

2

RP1

1 4
2 3

RP3

56_0404_4P2R_5%

1 4
2 3

RP5

56_0404_4P2R_5%

1 4
2 3

RP7

56_0404_4P2R_5%

1 4
2 3

RP9

56_0404_4P2R_5%

1 4
2 3

RP11

56_0404_4P2R_5%

2 3
1 4

56_0404_4P2R_5%

2.2U_0805_16V4Z

C132

C123

1

2

0.1U_0402_16V4Z

C127

1

2

C138

0.1U_0402_16V4Z
C128

1

2

0.1U_0402_16V4Z

1

2

C139

4

0.1U_0402_16V4Z
C129

1

2

0.1U_0402_16V4Z

0.1U_0402_16V4Z

0.1U_0402_16V4Z

1

1

2

2

C140

C141

Layout Note:
Place these resistor
closely JP34,all
trace length Max=1.5"

4

3

+1.8V

JP4

1

VREF

3

DDR_A_D0
DDR_A_D4

DDR_A_DQS#0
DDR_A_DQS0

DDR_A_D2
DDR_A_D3

DDR_A_D8
DDR_A_D14

DDR_A_DQS#1
DDR_A_DQS1

DDR_A_D10
DDR_A_D11

DDR_A_D21
DDR_A_D17

DDR_A_DQS#2
DDR_A_DQS2

DDR_A_D22
DDR_A_D19 DDR_A_D23

DDR_A_D25
DDR_A_D24

DDR_A_DM3

DDR_A_D27
DDR_A_D30

DDR_CKE0_DIMMA<7>

DDR_A_BS#2<8>

DDR_A_BS#0<8>

DDR_A_WE#<8>

DDR_A_CAS#<8>

DDR_CS1_DIMMA#<7>

1

2

C142

M_ODT1<7>

ICH_SMBDATA<4,14,15,20,25>

ICH_SMBCLK<4,14,15,20,25>

DDR_CKE0_DIMMA

DDR_A_BS#2
DDR_A_MA12

DDR_A_MA9 DDR_A_MA7
DDR_A_MA8

DDR_A_MA5
DDR_A_MA3
DDR_A_MA1

DDR_A_MA10
DDR_A_BS#0
DDR_A_WE#

DDR_A_CAS#
DDR_CS1_DIMMA#

M_ODT1
DDR_A_D35

DDR_A_D32
DDR_A_DQS#4

DDR_A_DQS4
DDR_A_D38

DDR_A_D33
DDR_A_D45

DDR_A_D41
DDR_A_DM5
DDR_A_D42

DDR_A_D43
DDR_A_D52

DDR_A_D53

DDR_A_DQS#6
DDR_A_DQS6

DDR_A_D55
DDR_A_D56

DDR_A_D61
DDR_A_DM7
DDR_A_D58

DDR_A_D59
ICH_SMBDATA

ICH_SMBCLK

+3VS

1

C143

0.1U_0402_16V4Z

2

VSS

5

DQ0

7

DQ1

9

VSS

11

DQS0#

13

DQS0

15

VSS

17

DQ2

19

DQ3

21

VSS

23

DQ8

25

DQ9

27

VSS

29

DQS1#

31

DQS1

33

VSS

35

DQ10

37

DQ11

39

VSS

41

VSS

43

DQ16

45

DQ17

47

VSS

49

DQS2#

51

DQS2

53

VSS

55

DQ18

57

DQ19

59

VSS

61

DQ24

63

DQ25

65

VSS

67

DM3

69

NC

71

VSS

73

DQ26

75

DQ27

77

VSS

79

CKE0

81

VDD

83

NC

85

BA2

87

VDD

89

A12

91

A9

93

A8

95

VDD

97

A5

99

A3

101

A1

103

VDD

105

A10/AP

107

BA0

109

WE#

111

VDD

113

CAS#

115

NC/S1#

117

VDD

119

NC/ODT1

121

VSS

123

DQ32

125

DQ33

127

VSS

129

DQS4#

131

DQS4

133

VSS

135

DQ34

137

DQ35

139

VSS

141

DQ40

143

DQ41

145

VSS

147

DM5

149

VSS

151

DQ42

153

DQ43

155

VSS

157

DQ48

159

DQ49

161

VSS

163

NC,TEST

165

VSS

167

DQS6#

169

DQS6

171

VSS

173

DQ50

175

DQ51

177

VSS

179

DQ56

181

DQ57

183

VSS

185

DM7

187

VSS

189

DQ58

191

DQ59

193

VSS

195

SDA

197

SCL

199

VDDSPD

FOX_ASOA426-M4R-TRCONN@

SO-DIMM A

REVERSE

DQ4
DQ5

DM0
DQ6

DQ7

DQ12
DQ13

DM1

CK0#

DQ14
DQ15

DQ20
DQ21

DM2

DQ22
DQ23

DQ28
DQ29

DQS3#

DQS3
DQ30

DQ31

NC/CKE1

VDD
NC/A15
NC/A14

VDD

VDD

VDD

RAS#

VDD

ODT0

NC/A13

VDD

DQ36
DQ37

DM4

DQ38
DQ39

DQ44
DQ45

DQS5#

DQS5
DQ46

DQ47
DQ52

DQ53

CK1#

DM6

DQ54
DQ55

DQ60
DQ61

DQS7#

DQS7
DQ62

DQ63

SAO

VSS

VSS
VSS

VSS

VSS
VSS

CK0
VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

A11

BA1
S0#

VSS

VSS
VSS

VSS

VSS

VSS

VSS

VSS
CK1

VSS
VSS

VSS

VSS

VSS

VSS
SA1

2

+1.8V

V_DDR_MCH_REF

2

DDR_A_D7

4

DDR_A_D1

6
8

DDR_A_DM0

10
12

DDR_A_D5

14

DDR_A_D6

16
18

DDR_A_D12

20

DDR_A_D13

22
24

DDR_A_DM1

26
28

M_CLK_DDR0

30

M_CLK_DDR#0

32
34

DDR_A_D9

36

DDR_A_D15

38
40

42

DDR_A_D20

44

DDR_A_D16

46
48
50

NC

A7
A6

A4
A2
A0

NC

52
54
56
58
60
62
64
66
68
70
72
74
76
78
80
82
84
86
88
90
92
94
96
98
100
102
104
106
108
110
112
114
116
118
120
122
124
126
128
130
132
134
136
138
140
142
144
146
148
150
152
154
156
158
160
162
164
166
168
170
172
174
176
178
180
182
184
186
188
190
192
194
196
198
200

DDR_A_DM2
DDR_A_D18

DDR_A_D29
DDR_A_D28

DDR_A_DQS#3
DDR_A_DQS3

DDR_A_D26
DDR_A_D31

DDR_CKE1_DIMMA

DDR_A_MA11
DDR_A_MA6
DDR_A_MA4

DDR_A_MA2
DDR_A_MA0

DDR_A_BS#1
DDR_A_RAS#
DDR_CS0_DIMMA#

M_ODT0
DDR_A_MA13

DDR_A_D36
DDR_A_D37

DDR_A_DM4
DDR_A_D39

DDR_A_D34
DDR_A_D40

DDR_A_D44
DDR_A_DQS#5

DDR_A_DQS5
DDR_A_D47

DDR_A_D46
DDR_A_D48

DDR_A_D49
M_CLK_DDR1

M_CLK_DDR#1
DDR_A_DM6
DDR_A_D50DDR_A_D51

DDR_A_D54
DDR_A_D60

DDR_A_D57
DDR_A_DQS#7

DDR_A_DQS7
DDR_A_D62

DDR_A_D63

12

R83

R82

10K_0402_5%

10K_0402_5%

12

2.2U_0805_16V4Z
C119

1

2

M_CLK_DDR0 <7>
M_CLK_DDR#0 <7>

DDR_THERM# <7,14>

DDR_CKE1_DIMMA <7>

DDR_A_BS#1 <8>
DDR_A_RAS# <8>
DDR_CS0_DIMMA# <7>

M_ODT0 <7>

M_CLK_DDR1 <7>
M_CLK_DDR#1 <7>

1

0.1U_0402_16V4Z

1

2

V_DDR_MCH_REF <7,14>

C120

BOT side

Security Classification

Issued Date

THIS SHEET OF EN GINEER ING DR AWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED B Y OR D ISCLOS ED T O ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

3

2006/10/26 2006/07/26

Compal Secret Data

Deciphered Date

Title

Size Document Number Rev

2

Date: Sheet

Compal Electronics, Inc.

DDRII-SODIMM SLOT1

LA-3491P

13 47Tuesday, March 20, 2007

1

0.5

of

5

DDR_B_DQS#[0..7]<8>

DDR_B_D[0..63]<8>

DDR_B_DM[0..7]<8>
DDR_B_DQS[0..7]<8>
DDR_B_MA[0..13]<8>

D D

C C

B B

A A

Layout Note:
Place near JP34

+1.8V

2.2U_0805_16V4Z

2.2U_0805_16V4Z

0.1U_0402_16V4Z

1

2

1

2

C156

RP14

RP16

RP18

RP20

RP22

RP24

C147

0.1U_0402_16V4Z

1 4
2 3

1 4
2 3

1 4
2 3

1 4
2 3

1 4
2 3

2 3
1 4

5

2.2U_0805_16V4Z
C148

1

2

0.1U_0402_16V4Z

1

2

C157

56_0404_4P2R_5%

56_0404_4P2R_5%

56_0404_4P2R_5%

56_0404_4P2R_5%

56_0404_4P2R_5%

56_0404_4P2R_5%

C146

1

2

Layout Note:
Place one cap close to every 2 pullup
resistors terminated to +0.9V

+0.9V

0.1U_0402_16V4Z

1

2

C155

DDR_B_MA1
DDR_B_MA3

DDR_B_BS#0
DDR_B_MA10

DDR_B_MA0
DDR_B_BS#1

DDR_B_RAS#
DDR_CS2_DIMMB#

DDR_B_CAS#
DDR_B_WE#

DDR_CS3_DIMMB# M_ODT2
M_ODT3

2.2U_0805_16V4Z
C149

1

2

0.1U_0402_16V4Z

1

1

2

2

C158

C159

+0.9V

2.2U_0805_16V4Z
C150

1

2

0.1U_0402_16V4Z

0.1U_0402_16V4Z

1

2

C160

RP15 56_0404_4P2R_5%

14
23

RP17 56_0404_4P2R_5%

14
23

RP19 56_0404_4P2R_5%

14
23

RP21 56_0404_4P2R_5%

14
23

RP23 56_0404_4P2R_5%

14
23

RP25 56_0404_4P2R_5%

14
23

RP26

14
23

56_0404_4P2R_5%

0.1U_0402_16V4Z

0.1U_0402_16V4Z
C151

1

2

0.1U_0402_16V4Z

1

1

2

2

C161

C162

DDR_B_MA9
DDR_B_MA12

DDR_CKE3_DIMMB
DDR_B_MA11

DDR_B_MA5
DDR_B_MA8

DDR_B_MA7
DDR_B_MA6

DDR_B_MA4
DDR_B_MA2

DDR_B_MA13

DDR_B_BS#2
DDR_CKE2_DIMMB

0.1U_0402_16V4Z

C152

1

2

0.1U_0402_16V4Z

1

2

C163

0.1U_0402_16V4Z

C153

1

1

2

2

0.1U_0402_16V4Z

0.1U_0402_16V4Z

1

1

2

2

C165

C164

Layout Note:
Place these resistor
closely JP10,all
trace length Max=1.5"

4

4

C154

3

+1.8V

JP5

1

VREF

3

DDR_B_D0
DDR_B_D5

DDR_B_DQS#0
DDR_B_DQS0

DDR_B_D7
DDR_B_D3

DDR_B_D8
DDR_B_D9

DDR_B_DQS#1
DDR_B_DQS1

DDR_B_D10
DDR_B_D11

DDR_B_D20
DDR_B_DQS#2

DDR_B_DQS2
DDR_B_D22

DDR_B_D23
DDR_B_D24

DDR_B_D25
DDR_B_DM3

DDR_B_D30
DDR_B_D31

DDR_CKE2_DIMMB<7>

DDR_B_BS#2<8>

DDR_B_BS#0<8>

0.1U_0402_16V4Z

0.1U_0402_16V4Z

1

1

2

2

C166

C167

DDR_B_WE#<8>

DDR_B_CAS#<8>

DDR_CS3_DIMMB#<7>

M_ODT3<7>

ICH_SMBDATA<4,13,15,20,25>

ICH_SMBCLK<4,13,15,20,25>

Security Classification

Issued Date

THIS SHEET OF EN GINEER ING DR AWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED B Y OR D ISCLOS ED T O ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

3

DDR_CKE2_DIMMB

DDR_B_BS#2
DDR_B_MA12

DDR_B_MA9
DDR_B_MA8

DDR_B_MA5
DDR_B_MA3
DDR_B_MA1

DDR_B_MA10
DDR_B_BS#0
DDR_B_WE#

DDR_B_CAS#
DDR_CS3_DIMMB#

M_ODT3
DDR_B_D37

DDR_B_D36
DDR_B_DQS#4

DDR_B_DQS4
DDR_B_D35

DDR_B_D34
DDR_B_D40

DDR_B_D41
DDR_B_DM5
DDR_B_D42

DDR_B_D47
DDR_B_D48

DDR_B_D53

DDR_B_DQS#6
DDR_B_DQS6

DDR_B_D51
DDR_B_D50

DDR_B_D60
DDR_B_D61

DDR_B_DM7
DDR_B_D58

DDR_B_D59
ICH_SMBDATA

ICH_SMBCLK

+3VS

1

C168

0.1U_0402_16V4Z

2006/10/26 2006/07/26

2

Compal Secret Data

VSS

5

DQ0

7

DQ1

9

VSS

11

DQS0#

13

DQS0

15

VSS

17

DQ2

19

DQ3

21

VSS

23

DQ8

25

DQ9

27

VSS

29

DQS1#

31

DQS1

33

VSS

35

DQ10

37

DQ11

39

VSS

41

VSS

43

DQ16

45

DQ17

47

VSS

49

DQS2#

51

DQS2

53

VSS

55

DQ18

57

DQ19

59

VSS

61

DQ24

63

DQ25

65

VSS

67

DM3

69

NC

71

VSS

73

DQ26

75

DQ27

77

VSS

79

CKE0

81

VDD

83

NC

85

BA2

87

VDD

89

A12

91

A9

93

A8

95

VDD

97

A5

99

A3

101

A1

103

VDD

105

A10/AP

107

BA0

109

WE#

111

VDD

113

CAS#

115

NC/S1#

117

VDD

119

NC/ODT1

121

VSS

123

DQ32

125

DQ33

127

VSS

129

DQS4#

131

DQS4

133

VSS

135

DQ34

137

DQ35

139

VSS

141

DQ40

143

DQ41

145

VSS

147

DM5

149

VSS

151

DQ42

153

DQ43

155

VSS

157

DQ48

159

DQ49

161

VSS

163

NC,TEST

165

VSS

167

DQS6#

169

DQS6

171

VSS

173

DQ50

175

DQ51

177

VSS

179

DQ56

181

DQ57

183

VSS

185

DM7

187

VSS

189

DQ58

191

DQ59

193

VSS

195

SDA

197

SCL

199

VDDSPD

203

GND

FOX_ASOA426-M2RN-7F CONN@

SO-DIMM B
STANDARD

Bottom side

Deciphered Date

VSS
DQ4
DQ5
VSS
DM0
VSS
DQ6
DQ7

VSS
DQ12
DQ13

VSS

DM1

VSS

CK0

CK0#

VSS
DQ14
DQ15

VSS

VSS
DQ20
DQ21

VSS

DM2

VSS
DQ22
DQ23

VSS
DQ28
DQ29

VSS

DQS3#

DQS3

VSS
DQ30
DQ31

VSS

NC/CKE1

VDD

NC/A15
NC/A14

VDD

VDD

VDD
RAS#

VDD
ODT0

NC/A13

VDD

VSS
DQ36
DQ37

VSS

DM4

VSS
DQ38
DQ39

VSS
DQ44
DQ45

VSS

DQS5#

DQS5

VSS
DQ46
DQ47

VSS
DQ52
DQ53

VSS

CK1

CK1#

VSS

DM6

VSS
DQ54
DQ55

VSS
DQ60
DQ61

VSS

DQS7#

DQS7

VSS
DQ62
DQ63

VSS

GND

2

+1.8V

V_DDR_MCH_REF

2

DDR_B_D4

4

DDR_B_D1

6
8

DDR_B_DM0

10
12

DDR_B_D6

14

DDR_B_D2

16
18

DDR_B_D12

20

DDR_B_D13

22
24

DDR_B_DM1

26
28

M_CLK_DDR3

30

M_CLK_DDR#3

32
34

DDR_B_D14

36

DDR_B_D15

38
40

42

DDR_B_D16DDR_B_D21

44

DDR_B_D17

46
48
50

NC

A11

A7
A6

A4
A2

A0
BA1
S0#

NC

SA0
SA1

2

52
54
56
58
60
62
64
66
68
70
72
74
76
78
80
82
84
86
88
90
92
94
96
98
100
102
104
106
108
110
112
114
116
118
120
122
124
126
128
130
132
134
136
138
140
142
144
146
148
150
152
154
156
158
160
162
164
166
168
170
172
174
176
178
180
182
184
186
188
190
192
194
196
198
200
204

DDR_B_DM2
DDR_B_D18

DDR_B_D19
DDR_B_D26

DDR_B_D28
DDR_B_DQS#3

DDR_B_DQS3
DDR_B_D29

DDR_B_D27
DDR_CKE3_DIMMB

DDR_B_MA11
DDR_B_MA7
DDR_B_MA6

DDR_B_MA4
DDR_B_MA2
DDR_B_MA0

DDR_B_BS#1
DDR_B_RAS#
DDR_CS2_DIMMB#

M_ODT2
DDR_B_MA13

DDR_B_D33
DDR_B_D32

DDR_B_DM4
DDR_B_D38

DDR_B_D39
DDR_B_D44

DDR_B_D45
DDR_B_DQS#5

DDR_B_DQS5
DDR_B_D43

DDR_B_D46
DDR_B_D49

DDR_B_D52
M_CLK_DDR2

M_CLK_DDR#2
DDR_B_DM6
DDR_B_D54

DDR_B_D55
DDR_B_D56

DDR_B_D57
DDR_B_DQS#7

DDR_B_DQS7
DDR_B_D62

DDR_B_D63

10K_0402_5%

12

R85

R84

1 2

10K_0402_5%

Title

Size Document Number Rev

Date: Sheet

0.1U_0402_16V4Z

2.2U_0805_16V4Z

M_CLK_DDR3 <7>
M_CLK_DDR#3 <7>

DDR_THERM# <7,13>

DDR_CKE3_DIMMB <7>

DDR_B_BS#1 <8>
DDR_B_RAS# <8>
DDR_CS2_DIMMB# <7>

M_ODT2 <7>

M_CLK_DDR2 <7>
M_CLK_DDR#2 <7>

1

1

C144

2

2

+3VS

Compal Electronics, Inc.

DDRII-SODIMM SLOT2

LA-3491P

1

V_DDR_MCH_REF <7,13>

C145

1

0.5

of

14 47Tuesday, March 20, 2007

5

PCI

SRC

CPU

CLKSEL1

0

1

8.2K_0402_5%

FSA

0_0402_5%

CLK_Ra

0_0402_5%

CLK_Rb

8.2K_0402_5%

0_0402_5%

CLK_Rc

FSLA

CLKSEL0

Stuff

No Stuff

Stuff

No Stuff

Stuff

No Stuff

R99

1 2

R103

FSB

1 2

R118

R129

1 2

R133

+VCCP

12

+VCCP

+VCCP

12

MHz

133

166

CLK_Ra

CLK_Rd

CLK_Rd

CLK_Ra

CLK_Rd

CLK_Ra
CLK_Re

R97

@

56_0402_5%

CLK_Rd

1 2

1 2

R100

1K_0402_5%

12

R105
1K_0402_5%

R112
1K_0402_5%

1 2

1 2

R116

1K_0402_5%

12

R120

@

0_0402_5%

CLK_Re

R125
1K_0402_5%

1 2

1 2

R130

1K_0402_5%

12

R136

@

0_0402_5%

CLK_Rf

MHz

1000

100

CLK_Rb

CLK_Re

CLK_Re

CLK_Rb

CLK_Rb
CLK_Rf

+3VS

R122 10K_0402_5%@

MCH_CLKSEL2 <7>

MHz

+3VS

33.31

33.3

+3VS

CLK_Rc

CLK_Rf

+3VS

CLK_Rf

CLK_Rc

CLK_Rc

MCH_CLKSEL0 <7>

+CK_VDD_DP

1

C190

0.1U_0402_16V4Z@

2

CLK_14M_ICH<20>

Must fine tune12/08

MCH_CLKSEL1 <7>

CLK_DEBUG_PORT<25>

CLK_33M_CBS<24>
CLK_33M_LPC<31>

12

CLK_MCH_REF<7>
CLK_MCH_REF#<7>

NOXDP@ : means just build when XDP function disable.
XDP@ : means just build when XDP function enable.

FSLC1FSLB

CLKSEL2

0

Table : ICS954306

D D

FSB Frequency Selet:

CPU Driven

(Default)

*

533MHz

667MHz

C C

CPU_BSEL0<5>

CPU_BSEL1<5>

B B

CLKREF1

CPU_BSEL2<5>

When this tim e, d ocking PCI express will not work.

+3VS

12

R142

10K_0402_5%@

A A

CLK_ENABLE#

R145

300_0402_5%

J1

NO SHORT PADS

12

12

5

LCD(Low)/SRC(High)
clock select

+3VS +3VS

12

R143
10K_0402_5%

PCI_ICH

12

R146

10K_0402_5%@

High:Pin18/19 = 100MHz

*

Low:Pin18/19 = 96MHz Low:Pin44/45 = CPUCLK2_ITP

4

1 2

R86 0_0805_5%

1 2

R87 0_0805_5%

R90

1 2

0_0805_5%

0.1U_0402_16V4Z

CLKIREF

R93

12

0_0402_5%@

0.1U_0402_16V4Z

CLK_48M_ICH<20>

H_STP_CPU#<20>

H_STP_PCI#<20>

CLK_ENABLE#<40>

CLK_PCI_ICH<18>

CLK_14M_KBC<30>

CLK_DEBUG_PORT PCI_MINI

CLK_PCI_EC<30>

PCI_EC

ICH_SMBDATA<4,13,14,20,25>

ICH_SMBCLK<4,13,14,20,25>

CLK_MCH_REF
CLK_MCH_REF#

Pin44/45 function select

High:Pin44/45 = CLKREQ

*

4

+CK_VDD_MAIN1

1

CLK_14M_ICH

C170
10U_0805_10V4Z

2

+CK_VDD_MAIN2

1

C177
10U_0805_10V4Z

2

+CK_VDD_DP

1

C181
10U_0805_10V4Z

2

+CK_VDD_DP

1

C188

2
1

C189

2

CLK_48M_ICH

H_STP_CPU#
H_STP_PCI#

CLK_ENABLE#
CLK_PCI_ICH PCI_ICH

CLK_14M_KBC

33_0402_5%DEBUG@

ICH_SMBDATA
ICH_SMBCLK

R101 33_0402_5%

R104 33_0402_5%

R107

R119 33_0402_5%
R121 33_0402_5%
R2171 33_0402_5%

12

R144
10K_0402_5%

PCI_MINI

12

R147

10K_0402_5%@

+CK_VDD_MAIN1

CK_VDD_48

CK_VDD_REF

12

12

910_0402_1%

R111

12

33_0402_5%

12

R114 33_0402_5%

R117

12

R220910K_0402_5%

12
12

12
12

R12724_0402_5%

12

R13124_0402_5%

12

3

1

C171

0.01U_0402_16V7K

2

1

C178

0.1U_0402_16V4Z

2

1

C172

0.01U_0402_16V7K

2

1

C179

0.1U_0402_16V4Z

2

12/05 ICS recommend

1

C182

0.1U_0402_16V4Z

2

FSA
FSB
CLKREF1

CLKIREF

CLKREF0

PCI_CLK3
PCI_EC

PCI_CBSCLK_33M_CBS
PCI_LPCCLK_33M_LPC

MCH_REF
MCH_REF#

1

C183

0.1U_0402_16V4Z

2

U4

16

VDD

10

VDD48

5

VDDPCI

24

VDDSRC

33

VDDSATA

41

VDDSRC

50

VDDCPU

55

VDDREF

11

FSLA/USB_48MHz

15

FSLB/TEST_MODE

59

FSLC/TEST_SEL/REF1

46

IREF

61

CPU_STOP#

8

PCI/SRC_STOP#

9

Vtt_PwrGd#/PD

7

**SEL_LCDCLK#/PCICLK_F1

60

REF0/PCICLK1

62

*REQ_SEL/PCICLK2

1

*SEL_PCI1/PCICLK3

2

**SEL_SATA1/PCICLK4

3

**SEL_SATA2/PCICLK5

6

PCICLK6

54

SDATA

53

SCLK

13

DOTT_96MHz

14

DOTC_96MHz

4

GND

12

GND

17

GND

58

GND

47

GNDCPU

25

GNDSRC

40

GNDSRC

32

GNDSATA

ICS9LP306_TSSOP64

* Internal Pull-Up Resistor
** Internal Pull-Down Resistor

Security Classification

Issued Date

THIS SHEET OF EN GINEER ING DR AWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED B Y OR D ISCLOS ED T O ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

1

C173

0.01U_0402_16V7K

2

R88

1 2

1_0805_1%

1 2

R89

2.2_0805_1%

1

C184

0.1U_0402_16V4Z

2

LCDCLK_SST/SRCCLKT0

LCDCLK_SSC/SRCCLKC0

SATA1/SRCCLKT4
SATA1/SRCCLKC4

SATA2/SRCCLKT5
SATA2/SRCCLKC5

*CPUCLKT2_ITP/CLKREQC#

*CPUCLKC2_ITP/CLKREQD#

2006/10/26 2006/07/26

3

CK_VDD_REF

CK_VDD_48

SATACLKT
SATACLKC

CPUCLKT0
CPUCLKC0

CPUCLKT1
CPUCLKC1

*CLKREQA#

SRCCLKT2
SRCCLKC2

*CLKREQB#

SRCCLKT1
SRCCLKC1

SRCCLKT3
SRCCLKC3

SRCCLKT6
SRCCLKC6

SRCCLKT8
SRCCLKC8

SRCCLKT7
SRCCLKC7

Place crystal within

1

C1469

0.1U_0402_16V4Z

2

CLK_XTAL_IN

57

X1

CLK_XTAL_OUT

56

X2

28
29

CPU_BCLK

52

CPU_BCLK#

51

MCH_BCLK

49

MCH_BCLK#

48

64
18

SSCDREFCLK#

19

22
23

PCIE_SATA

30

PCIE_SATA# CLK_PCIE_SATA#

31

63
20
21

26
27

PCIE_ICH

35

PCIE_ICH#

34

CPU_XDP

45

MCH_3GPLL

37

MCH_3GPLL#

36

43
42

CPU_XDP#

44

PCIE_MCARD

39
38

500 mils of CK410

C186 33P_0402_50V8J

12

Y1

14.31818MHZ_16P

C187 33P_0402_50V8J

R92 0_0402_5%LP@

1 2

R94 0_0402_5%LP@

1 2

1 2

R98 24_0402_5%

1 2

R102 24_0402_5%

1 2

R95 24_0402_5%

1 2

R96 24_0402_5%

T32

PAD

1 2

R106 24_0402_5%

1 2

R108 24_0402_5%

1 2

R113 24_0402_5%

1 2

R115 24_0402_5%

T33

PAD

1 2

R123 24_0402_5%

1 2

R124 24_0402_5%

NOXDP@

R128

1 2

R1133 24_0402_5%XDP@

1 2

R134 24_0402_5%

1 2

R135 24_0402_5%

0_0402_5%NOXDP@

R2227

1 2

R2206 24_0402_5%XDP@

1 2

R140 24_0402_5%

1 2

R141 24_0402_5%

Compal Secret Data

Deciphered Date

12

0_0402_5%

12

12

12

2

Routing the tr ace at least 10mil

CLK_CPU_BCLK
CLK_CPU_BCLK#

CLK_MCH_BCLK
CLK_MCH_BCLK#

MCH_SSCDREFCLKS S CDREFCLK
MCH_SSCDREFCLK#

CLK_PCIE_SATA

CLK_PCIE_ICH
CLK_PCIE_ICH#

R126 10K_0402_5%NOXDP@

12

CLKREQC#

CLK_CPU_XDP
CLK_MCH_3GPLL
CLK_MCH_3GPLL#

R2226 10K_0402_5%NOXDP@

CLKREQD#

CLK_CPU_XDP#
CLK_PCIE_MCARD
CLK_PCIE_MCARD#PCIE_MCARD#

2

CLK_CPU_BCLK <4>
CLK_CPU_BCLK# <4>

CLK_MCH_BCLK <7>
CLK_MCH_BCLK# <7>

CLK_PCIE_SATA <19>
CLK_PCIE_SATA# <19>

CLK_PCIE_ICH <20>
CLK_PCIE_ICH# <20>

CLKREQC# <7>

CLK_MCH_3GPLL <7>
CLK_MCH_3GPLL# <7>

12

CLK_PCIE_MCARD <25>
CLK_PCIE_MCARD# <25>

1

C169
C174
C175
C176
C180
C185
C1456
C1457

CLK_48M_ICH

12

5P_0402_50V8C@

CLK_14M_ICH

12

4.7P_0402_50V8C@

CLK_PCI_ICH

12

4.7P_0402_50V8C@

CLK_14M_KBC

12

4.7P_0402_50V8C@

CLK_PCI_EC

12

4.7P_0402_50V8C@

CLK_DEBUG_PORT

12

5P_0402_50V8C@

CLK_33M_LPC

12

4.7P_0402_50V8C@

CLK_33M_CBS

12

4.7P_0402_50V8C@

Place close to U4

12/25

Place near U4

Place these components
near each pin within 40
mils.

CLKREQD#

MCH_SSCDREFCLK <7>
MCH_SSCDREFCLK# <7>

+3VS

CLK_CPU_XDP <4>

12/25

+3VS

CLKREQD# <25>
CLK_CPU_XDP# <4>

Title

Size Document Number Rev

Date: Sheet

CLKREQC#

Compal Electronics, Inc.

Clock generator

LA-3491P

1 2
1 2

1

C191
1000P_0402_50V4Z@
C1461
1000P_0402_50V4Z@

12/25

15 47Tuesday, March 20, 2007

0.5

of

A

B

C

D

E

CRT CONNECTOR

1

D5

1 1

CRT_RED<9>

CRT_GRN<9>

CRT_BLU<9>

HSYNC<9>

2 2

3 3

0.1U_0402_16V4Z

VSYNC<9>

+5VS +5VS

1

2

C1482

0.1U_0402_16V4Z

C1482 close to U6,
C1483 close to JP6

HSYNC

1

C201

2

VSYNC

1

2

C1483

0.1U_0402_16V4Z

CRT_RED

CRT_GRN

CRT_BLU

+5VS

1

5

U5

P

OE#

A2Y

G

74AHCT1G125GW_SOT353-5

3

5

A2Y

3

4

1

U6

P

4

OE#

G

74AHCT1G125GW_SOT353-5

12

12

1

1

R148
75_0402_1%

2

10P_0402_50V8J
R151 0_0402_5%

R152 0_0402_5%

C195

R149
75_0402_1%

10P_0402_50V8J

12

12

C196

2

L4 BK2125LL121_0805

1 2

L5 BK2125LL121_0805

1 2

L6 BK2125LL121_0805

1 2

12

1

C197
R150
75_0402_1%

2

10P_0402_50V8J

L7

1 2

FBMA-L11-160808-800LMT_0603

L8

1 2

FBMA-L11-160808-800LMT_0603

+5VS

D8

1

2

22P_0402_50V8J

2

3

DAN217_SC59@

1

DAN217_SC59

2

@

C198

0119 HSYNC VSYN、C refernece +5VS

1

D6

DAN217_SC59

3

2

@

1

C199

2

22P_0402_50V8J

D9

DAN217_SC59@

+5VS CRT_VCC

D10

2 1

RB411D_SOT23

1

D7

DAN217_SC59

3

2

@

1

C200

2

22P_0402_50V8J

2

3

10P_0402_50V8J

1

R_CRT_VCC

F1

1A_6VDC_MINISMDC110

0.1U_0402_16V4Z

+2.5VS

3

C205

1

C202

2

21

1

2

220P_0402_25V8K

1

C203

10P_0402_50V8J

2

R156

4.7K_0402_5%

4.7K_0402_5%

SMBCLK

1

C206

2

CRTL_R
SMBDAT

CRTL_G

CRTL_B

SMBCLK

CRT_HSYNCRFL

CRT_VSYNCRFL

R155

Q3
2N7002_SOT23

Q4

D

1 3

2

G

D

1 3

S

SMBDAT CRT_SMBDAT

2N7002_SOT23

1

C207

220P_0402_25V8K

2

G

2

S

CRT_SMBCLK

CRT_VCC

6

11

1
7

12

2
8

13

3
9

14

4
10
15

5

SUYIN_070912FR015S207CR

2.2K_0402_5%

12/26

JP6

16
17

+3VS

12

R153

12

R154

2.2K_0402_5%

CRT_SMBDAT <9>

CRT_SMBCLK <9>

+3VS

4 4

Security Classification

Issued Date

THIS SHEET OF EN GINEER ING DR AWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

A

B

MAY BE USED B Y OR D ISCLOS ED T O ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

C

2006/10/26 2006/07/26

Compal Secret Data

Deciphered Date

Title

Size Document Number Rev

D

Date: Sheet

Compal Electronics, Inc.

CRT Connector

LA-3491P

16 47Tues day, March 20, 2007

E

0.5

of

5

4

3

2

1

C208

0.1U_0402_16V4Z

1 2

L10

@

1 2

+LCDVDD

1

1

C209

0.1U_0402_16V4Z

2

2

JP7

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

37

38

39

40

ACES_88107-4000G

CONN@

INVPWR_B+B+

LVDSA2+
LVDSA2-

LVDSA1+
LVDSA1-

LVDSA0+
LVDSA0-

LVDSAC+

LVDSAC-

INVTPWM
DISPLAYOFF#
DAC_BRIG
LCD_CLK
LCD_DAT

LVDSA2+ <9>
LVDSA2- <9>
LVDSA1+ <9>

LVDSA1- <9>
LVDSA0+ <9>

LVDSA0- <9>

LVDSAC+ <9>
LVDSAC- <9>

LCD_CLK <9>
LCD_DAT <9>

LCD/PANEL BD. CONN.

+LCDVDD

12

R157

100_0402_5%

13

D

Q6

2N7002_SOT23

R159

1 2

12/28

1 2

47K_0402_5%
R2247
100K_0402_5%

2

0.1U_0402_16V4Z

1

BKLT_CTL<9>

ENAVDD<9>

+3VS

R2189

1.8K_0603_1%

DAC_BRIG

12

R2190
1K_0402_1%

12

12

@

680P_0402_50V7K

680P_0402_50V7K

C217

C218

11/21

S

2N7002LT1G_SOT23

C213

INV_PWM<30>

ENABLT<9,30>

LID_SW#<30,32>

+5VALW

S

1 3

D

Q5

@

2

4

SI2301BDS_SOT23

+3VS

5

P

A

G

3

+3VS

R163

3.3K_0402_5%

1 2

1

C210

4.7U_0805_10V4Z

2

U7

4

Y

NC7SZ14M5X_SOT23-5@

DISPLAYOFF#

INVTPWM

G

2

4.7U_0805_10V4Z

DISPLAYOFF# <30>

R158
47K_0402_5%

1 2

2

G

Q7

13

D

2

G

S

R160

@

1 2

0_0402_5%

R162 100K_0402_5%@

1 2

1
2

C212

0.047U_0402_16V7K

12

R161

1 2

0_0402_5%

R166

@

0_0402_5%

+3VS

5

U29

P

B

Y

A

G

TC7SH08FU_SSOP5

3

C211

+3VS+LCDVDD

1

2

LVDS CONN

D D

INVPWR_B+

+LCDVDD

+3VS

C214680P_0402_50V7K

1

12

C C

B B

2

LVDSBC+<9>

LVDSBC-<9>

LVDSB0+<9>

LVDSB0-<9>

LVDSB1+<9>

C216

C215680P_0402_50V7K

LVDSB1-<9>

LVDSB2+<9>

LVDSB2-<9>

12

680P_0402_50V7K

LVDS connector

LVDSBC+
LVDSBC-

LVDSB0+
LVDSB0-

LVDSB1+
LVDSB1-

LVDSB2+
LVDSB2-

L9 0_0805_5%

FBMA-L11-201209-221LMA30T_0805

A A

Security Classification

Issued Date

THIS SHEET OF EN GINEER ING DR AWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

5

4

MAY BE USED B Y OR D ISCLOS ED T O ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

3

2006/10/26 2006/07/26

Compal Secret Data

Deciphered Date

Title

Size Document Number Rev

2

Date: Sheet

Compal Electronics, Inc.

LCD CONN.

LA-3491P

17 47Tues day, March 20, 2007

1

0.5

of

5

4

3

2

1

D D

C C

B B

+3VS

R167 8.2K_0402_5%

1 2

R168 8.2K_0402_5%

1 2
1 2
1 2
1 2
1 2
1 2
1 2
1 2
1 2
1 2

1 2
1 2
1 2
1 2
1 2
1 2
1 2
1 2
1 2
1 2
1 2
1 2

R169 8.2K_0402_5%
R170 8.2K_0402_5%
R171 8.2K_0402_5%
R172 8.2K_0402_5%
R173 8.2K_0402_5%
R174 8.2K_0402_5%
R175 8.2K_0402_5%
R176 8.2K_0402_5%
R2228 8.2K_0402_5%

Change to RP before SI phase

+3VS

R178 8.2K_0402_5%
R179 8.2K_0402_5%
R180 8.2K_0402_5%
R181 8.2K_0402_5%
R182 8.2K_0402_5%
R183 8.2K_0402_5%
R185 8.2K_0402_5%
R186 8.2K_0402_5%
R187 8.2K_0402_5%
R188 8.2K_0402_5%
R189 8.2K_0402_5%
R190 8.2K_0402_5%

PCI_DEVSEL#
PCI_STOP#
PCI_TRDY#
PCI_FRAME#
PCI_PLOCK#
PCI_IRDY#
PCI_SERR#
PCI_PERR#
PCI_REQ4#
PCI_REQ3#
ICH_GPIO48

PCI_PIRQA#
PCI_PIRQB#
PCI_PIRQC#
PCI_PIRQD#
PCI_PIRQE#
PCI_PIRQF#
PCI_PIRQG#
PCI_PIRQH#
PCI_REQ0#
PCI_REQ1#
PCI_REQ2#
PCI_REQ5#

R177
0_0402_5%

R184
0_0402_5%

1
2

12

1
2

12

+3VS

5

U30

P

B

Y

A

G

TC7SH08FU_SSOP5

3

+3VS

5

U31

P

B

Y

A

G

TC7SH08FU_SSOP5

3

@

PCI_RST#

4

@

PLT_RST#

4

PCI_RST# <24>

PLT_RST# <7,20,22,24,25,30,31>

PCI_AD[0..31]<24>

PCI_PIRQC#<24>

PCI_AD0
PCI_AD1
PCI_AD2
PCI_AD3
PCI_AD4
PCI_AD5
PCI_AD6
PCI_AD7
PCI_AD8
PCI_AD9
PCI_AD10
PCI_AD11
PCI_AD12
PCI_AD13
PCI_AD14
PCI_AD15
PCI_AD16
PCI_AD17
PCI_AD18
PCI_AD19
PCI_AD20
PCI_AD21
PCI_AD22
PCI_AD23
PCI_AD24
PCI_AD25
PCI_AD26
PCI_AD27
PCI_AD28
PCI_AD29
PCI_AD30
PCI_AD31

PCI_PIRQA#
PCI_PIRQB#
PCI_PIRQC#
PCI_PIRQD#

U8B

E18

AD0

C18

AD1

A16

AD2

F18

AD3

E16

AD4

A18

AD5

E17

AD6

A17

AD7

A15

AD8

C14

AD9

E14

AD10

D14

AD11

B12

AD12

C13

AD13

G15

AD14

G13

AD15

E12

AD16

C11

AD17

D11

AD18

A11

AD19

A10

AD20

F11

AD21

F10

AD22

E9

AD23

D9

AD24

B9

AD25

A8

AD26

A6

AD27

C7

AD28

B6

AD29

E6

AD30

D6

AD31

Interrupt I/F

A3

PIRQA#

B4

PIRQB#

C5

PIRQC#

B5

PIRQD#

AE5

RSVD[1]

AD5

RSVD[2]

AG4

RSVD[3]

AH4

RSVD[4]

AD9

RSVD[5]

ICH7_BGA652~D

PCI

REQ4# / GPIO22
GNT4# / GPIO48

GPIO1 / REQ5#

GPIO17 / GNT5#

GPIO2 / PIRQE#
GPIO3 / PIRQF#
GPIO4 / PIRQG#
GPIO5 / PIRQH#

MISC

MCH_SYNC#

REQ0#

GNT0#

REQ1#

GNT1#

REQ2#

GNT2#

REQ3#

GNT3#

C/BE0#
C/BE1#
C/BE2#
C/BE3#

IRDY#

PAR

PCIRST#

DEVSEL#

PERR#

PLOCK#

SERR#

STOP#
TRDY#

FRAME#

PLTRST#

PCICLK

PME#

RSVD[6]
RSVD[7]
RSVD[8]
RSVD[9]

D7
E7
C16
D16
C17
D17
E13
F13
A13
A14
C8
D8

B15
C12
D12
C15

A7
E10
B18
A12
C9
E11
B10
F15
F14
F16

C26
A9
B19

G8
F7
F8
G7

AE9
AG8
AH8
F21
AH20

PCI_REQ0#
PCI_REQ1#
PCI_REQ2#

PCI_GNT2#
PCI_REQ3#

PCI_REQ4#
ICH_GPIO48
PCI_REQ5#

GNT5#

PCI_CBE#0
PCI_CBE#1
PCI_CBE#2
PCI_CBE#3

PCI_IRDY#
PCI_PAR
PCI_PCIRST#
PCI_DEVSEL#
PCI_PERR#
PCI_PLOCK#
PCI_SERR#
PCI_STOP#
PCI_TRDY#

PCI_FRAME#

PCI_PLTRST#
CLK_PCI_ICH

PCI_PIRQE#
PCI_PIRQF#
PCI_PIRQG#
PCI_PIRQH#

PCI_REQ2# <24>
PCI_GNT2# <24>

PCI_CBE#0 <24>
PCI_CBE#1 <24>
PCI_CBE#2 <24>
PCI_CBE#3 <24>

PCI_IRDY# <24>
PCI_PAR <24>

PCI_DEVSEL# <24>
PCI_PERR# <24>

PCI_SERR# <24,30>
PCI_STOP# <24>
PCI_TRDY# <24>
PCI_FRAME# <24>

CLK_PCI_ICH <15>

MCH_ICH_SYNC# <7>

PCI_PCIRST#

PCI_PLTRST#

12/27

Place clos ely pin A9

CLK_PCI_ICH

R191

10_0402_5%@

1 2

GNT5# and GNT4# have internal pull high 20K

Boot BIOS destination

GNT5# GNT4#

01

A A

10
11

5

SPI@ (Default)
PCI@
LPC@

The pad must be placed on PCB easily
contact space for BIOS team setting.

GNT5#

12

R1290
1K_0402_5%

8.2P_0402_50V@

Security Classification

Issued Date

THIS SHEET OF EN GINEER ING DR AWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

4

MAY BE USED B Y OR D ISCLOS ED T O ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

3

2006/10/26 2006/07/26

Compal Secret Data

Deciphered Date

2

1

C219

2

Title

Size Document Number Rev

Date: Sheet

Compal Electronics, Inc.

ICH7-M(1/4)

LA-3491P

18 47Tues day, March 20, 2007

1

of

0.5

5

C220

1 2

15P_0402_50V8J

Y2

1 4

2 3

Change to LAN power plane 12/11

D D

+RTCVCC

R193

1 2

20K_0402_5%

JOPEN1

1 2

SHORT PADS

C222

1U_0603_10V4Z

1 2

R2230

0_0402_5%

0.1U_0402_16V4Z

C223

+3VALW+3VS

12

12

@

R2231
0_0402_5%

1

2

12/26

AC97_BITCLK

R199

+3VALW

10_0402_5%

@

1 2
1

C224
10P_0402_25V8K

2

@

+3VS

12

R210
332K_0402_1%@

+RTCVCC

12

12

R211
332K_0402_1%

ICH_INTVRMEN

R212

0_0402_5%@

PD_IORDY

R2074.7K_0402_5%

12

PD_IRQ

R2088.2K_0402_5%

12

C C

B B

32.768KHZ_12.5P_MC-146

1 2

1 2

+RTCVCC

U10

8

CS

VCC

7

SK

NC

6
5

DI

NC

DO

GND

AT93C46-10SI-2.7_SO8

ACZ_BITCLK<26>

ACZ_SYNC<26>

ACZ_RST#<26>
ACZ_SDIN0<26>

ACZ_SDOUT<26>

+3VS

12/26

C221

15P_0402_50V8J

R194

1M_0402_5%

EEP_CS

1

EEP_SK

2

EEP_DOUT

3

EEP_DIN

4

LAN_JCLK<23>

LAN_RSTSYNC<23>

LAN_RXD0<23>
LAN_RXD1<23>
LAN_RXD2<23>

LAN_TXD0<23>
LAN_TXD1<23>
LAN_TXD2<23>

EMI

AC97_BITCLK

AC97_SDIN0

1 2

R205 33_0402_5%

R2213 10K_0402_5%

SATA_RXN0_C<22>
SATA_RXP0_C<22>

SATA_TXN0_C<22>
SATA_TXP0_C<22>

CLK_PCIE_SATA#<15>
CLK_PCIE_SATA<15>

PD_IORDY<22>

PD_IRQ<22>

PD_DACK#<22>

PD_IOW#<22>
PD_IOR#<22>

4

12

R192
10M_0402_5%

ICH_RTCRST#

LAN_JCLK
LAN_RSTSYNC
LAN_RXD0

LAN_RXD1
LAN_RXD2

LAN_TXD0
LAN_TXD1
LAN_TXD2

R2210

33_0402_5%

1 2

R20133_0402_5%

AC97_SDOUT

12

SATA_RXN0_C
SATA_RXP0_C
SATA_TXN0_C
SATA_TXP0_C

CLK_PCIE_SATA#
CLK_PCIE_SATA

R209

1 2

24.9_0402_1%

PD_IORDY
PD_IRQ
PD_DACK#
PD_IOW#
PD_IOR#

ICH_RTCX1

ICH_RTCX2

ICH_INTVRMEN
SM_INTRUDER#

AC97_SYNC

AC97RST#

12

AF18

AG2
AH2

AG6
AH6

AH10
AG10

AG16
AH16
AF16
AH15
AF15

AB1
AB2

AA3

W4

Y5

W1

Y1
Y2

W3

V3
U3
U5

V4
T5

U7
V6
V7

U1
R6

R5
T2

T3
T1

T4

AF3
AE3

AF7
AE7

AF1
AE1

U8A

RTXC1
RTCX2

RTCRST#
INTVRMEN

INTRUDER#

EE_CS
EE_SHCLK
EE_DOUT
EE_DIN

LAN_CLK
LAN_RSTSYNC
LAN_RXD0

LAN_RXD1
LAN_RXD2

LAN_TXD0
LAN_TXD1
LAN_TXD2

ACZ_BCLK
ACZ_SYNC

ACZ_RST#
ACZ_SDIN0

ACZ_SDIN1
ACZ_SDIN2

ACZ_SDOUT

SATALED#

SATA0RXN
SATA0RXP
SATA0TXN
SATA0TXP

SATA2RXN
SATA2RXP
SATA2TXN
SATA2TXP

SATA_CLKN
SATA_CLKP

SATARBIASN
SATARBIASP

IORDY
IDEIRQ
DDACK#
DIOW#
DIOR#

ICH7_BGA652~D

RTC

GPIO49 / CPUPWRGD

LAD0
LAD1
LAD2
LAD3

LDRQ0#

LPCCPU

LDRQ1# / GPIO23

LFRAME#

LAN

A20GATE

A20M#

CPUSLP#

TP1 / DPRSTP#

TP2 / DPSLP#

FERR#

IGNNE#

INIT3_3V#

INIT#
INTR

AC-97/AZALIA

RCIN#

SMI#

STPCLK#

THERMTRIP#

DCS1#
DCS3#

SATA

DD10
DD11
DD12
DD13

IDE

DD14
DD15

DDREQ

NMI

DA0
DA1
DA2

DD0
DD1
DD2
DD3
DD4
DD5
DD6
DD7
DD8
DD9

AA6
AB5
AC4
Y6

AC3
AA5

AB3

AE22
AH28

AG27
AF24

AH25
AG26
AG24
AG22

AG21
AF22
AF25

AG23
AF23

AH24
AH22
AF26

AH17
AE17
AF17

AE16
AD16

AB15
AE14
AG13
AF13
AD14
AC13
AD12
AC12
AE12
AF12
AB13
AC14
AF14
AH13
AH14
AC15

AE15

3

LPC_AD0
LPC_AD1
LPC_AD2
LPC_AD3

LPCRQ0# Delete(For SIO Request pin) 11/20

LPC_FRAME#

GATEA20
H_A20M#

H_CPUSLP_R#
DPRSLP#

DPSLP#
H_FERR#
H_PWRGOOD
H_IGNNE#
H_INIT#

H_INTR

KB_RST#
H_SMI#

H_NMI

R203 0_0402_5%

THRMTRIP_ICH#

PD_A0
PD_A1
PD_A2

PD_CS#1
PD_CS#3

PD_D0
PD_D1
PD_D2
PD_D3
PD_D4
PD_D5
PD_D6
PD_D7
PD_D8
PD_D9
PD_D10
PD_D11
PD_D12
PD_D13
PD_D14
PD_D15

PD_DREQ

PD_D[0..15]

LPC_AD[0..3] <25,30,31>

T15

PAD

LPC_FRAME# <25,30,31>

R195 10K_0402_5%

12

GATEA20 <30>
H_A20M# <4>

T16

PAD

R196 0_0402_5%
R197 0_0402_5%
R198 56_0402_5%

R200 10K_0402_5%

12

H_STPCLK#

12
12
12

H_FERR# <4>
H_PWRGOOD <4>
H_IGNNE# <4>
H_INIT# <4>

H_INTR <4>

12

KB_RST# <30>
H_SMI# <4>

H_NMI <4>

H_STPCLK# <4>

R204 24.9_0402_1%

PD_A0 <22>
PD_A1 <22>
PD_A2 <22>

PD_CS#1 <22>
PD_CS#3 <22>

PD_DREQ <22>

PD_D[0..15] <22>

1 2

+3VS

H_DPRSTP# <4,40>
H_DPSLP# <4>

+VCCP

FWH_INIT# Delete 11/20

+VCCP

+3VS

12

R202
56_0402_5%

H_THERMTRIP# <4,7>

Place close to ICH7

2

1

LAN_TXD0
LAN_TXD1
LAN_TXD2

C1448

R2196

1 2
1

2

R2197

33_0402_5%

C1449

33P_0402_50V8J

33_0402_5%

1 2
1

2

33P_0402_50V8J

11/21

4

R2195

1 2

33_0402_5%

A A

1

2

C1447

33P_0402_50V8J

5

+RTCVCC

R213

1 2

1

C225
1U_0603_10V4Z

2

Security Classification

Issued Date

THIS SHEET OF EN GINEER ING DR AWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED B Y OR D ISCLOS ED T O ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

3

1

100_0402_5%

2006/10/26 2006/07/26

D11

3
2

DAN202U_SC70

+3VL

RTC_R

1 2

R214
1K_0402_5%

W=20mils

Compal Secret Data

1

W=20mils

SUYIN_060003FA002TX00NL~D

Deciphered Date

JP8

-+

+

2

2

-

BATT1

CR2032 RTC BATTERY

BATT@

Title

Size Document Number Rev

Date: Sheet

ZZZ1

PCB_MB_rev01

Compal Electronics, Inc.

ICH7-M(2/4)

LA-3491P

19 47Tuesday, March 20, 2007

1

0.5

of

5

4

3

2

1

Place closely pin B2 Pla ce closely pin AC1

12

R232

RP33

RP34

1

12

R216

1

C227

2

+3VALW

LOW_BAT# <30>

R229

10K_0402_5%

12

CLK_14M_ICH

10_0402_5%@

4.7P_0402_50V8C@

12

+3VL

PLT_RST# <7,18,22,24,25,30,31>

LAN_RST# <30>

USB_OC# <29>

+3VALW

0.5

of

20 47Tues day, March 20, 2007

+3VALW

R220

R219

1 2

D

13

G

RHU002N06_SOT323

2

+3VS

PM_POK<7,30>

10K_0402_5%

1 2

Q11

ICH_SMBCLK
ICH_SMBDATA

ICH_SMB_DATAICH_SMBDATA

R231

1K_0402_5%

1 2

+3VALW

ICH_PCIE_WAKE#<25>

R239 0_0402_5%

1 2

R240 0_0402_5%@

1 2

PCIE_RXN2<25>
PCIE_RXP2<25>
PCIE_TXN2<25>

PCIE_TXP2<25>

D D

R224

2.2K_0402_5%

ICH_SMBDATA<4,13,14,15,25>

ICH_SMBCLK<4,13,14,15,25>

+3VS

10K_0402_5%@

R230

1 2

10K_0402_5%

R234

1 2

8.2K_0402_5%

R235

1 2

C C

+3VALW

10K_0402_5%

R242

1 2

12/05 Change to +3VS

10K_0402_5%

R237

1 2

10K_0402_5%

R238

1 2

10K_0402_5%

R241

1 2

ICH_SMBCLK ICH_SMB_CLK

THERM_SCI#

SIRQ

PM_CLKRUN#

LID_OUT#

LINKALERT#

XDP_DBRESET# PWROK_ICH7

OCP#

+3VS

12

12

R225

2.2K_0402_5%

S

G

10K_0402_5%

2

Q10

RHU002N06_SOT323

D

13

S

VGATE_INTEL<7,40>

R221

@
1 2
1 2

R222

@

0_0402_5%
0_0402_5%

+3VALW

12/26

B B

R246 should be placed
less than 100 mils from U8

SPI_CLK<31>
SPI_CS#<31>

SPI_SI<31>

SPI_SO<31>

A A

5

SPI_CLK
SPI_CS#

SPI_SI
SPI_SO

+3VALW

SPI_CS#

1 2

R249 10K_0402_5%

R250 10K_0402_5%

R251 10K_0402_5%

R249,R250 and R251 should
be placed close to U8.

4

1 2

1 2

SPI_SI

SPI_SO

4.7K_0402_5%

SB_SPKR<26>

XDP_DBRESET#<4>

PM_BMBUSY#<7>

H_STP_PCI#<15>

H_STP_CPU#<15>

PM_CLKRUN#<24,30>

THERM_SCI#<4>

RUNSCI_EC#<30>

+3VALW

R217

R226

1 2

8.2K_0402_5%

LPC_PD#<30>

OCP#<4,30,42>

SIRQ<24,30>

12
12

R246

R2219

R217,R218 change from 2.2Kohm to

R218

4.7K_0402_5%

C2280.1U_0402_16V4ZWLAN@
C2290.1U_0402_16V4ZWLAN@

1 2

1 2

10Kohm when Q 23, Q 24,R206,R204 stuffed.

ICH_SMB_CLK
ICH_SMB_DATA
LINKALERT#
ICH_SMLINK0
ICH_SMLINK1

ICH_RI#
SB_SPKR

LPC_PD#
XDP_DBRESET#

PM_BMBUSY#
OCP#
H_STP_PCI#

H_STP_CPU#

T18PAD
T19PAD

PM_CLKRUN#

ICH_PCIE_W AKE#
SIRQ
THERM_SCI#

PWROK_ICH7

RUNSCI_EC#

PCIE_RXN2
PCIE_RXP2
PCIE_C_TXN2
PCIE_C_TXP2

47_0402_5%

47_0402_5%

USB_OC#0
USB_OC#1
USB_OC#2
USB_OC#3
USB_OC#4
USB_OC#5
USB_OC#6
USB_OC#7

Security Classification

Issued Date

THIS SHEET OF EN GINEER ING DR AWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED B Y OR D ISCLOS ED T O ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

U8C

C22

SMBCLK

B22

SMBDATA

A26

LINKALERT#

B25

SMLINK0

A25

SMLINK1

A28

RI#

A19

SPKR

A27

SUS_STAT#

A22

SYS_RST#

AB18

GPIO0 / BM_BUSY#

B23

GPIO11 / SMBALERT#

AC20

GPIO18 / STPPCI#

AF21

GPIO20 / STPCPU#

A21

GPIO26

B21

GPIO27

E23

GPIO28

AG18

GPIO32 / CLKRUN#

AC19

GPIO33 / AZ_DOCK_EN#

U2

GPIO34 / AZ_DOCK_RST#

F20

WAKE#

AH21

SERIRQ

AF20

THRM#

AD22

VRMPWRGD

AC21

GPIO6

AC18

GPIO7

E21

GPIO8

ICH7_BGA652~D

U8D

F26

PERn1

F25

PERp1

E28

PETn1

E27

PETp1

H26

PERn2

H25

PERp2

G28

PETn2

G27

PETp2

K26

PERn3

K25

PERp3

J28

PETn3

J27

PETp3

M26

PERn4

M25

PERp4

L28

PETn4

L27

PETp4

P26

PERn5

P25

PERp5

N28

PETn5

N27

PETp5

T25

PERn6

T24

PERp6

R28

PETn6

R27

PETp6

R2

SPI_CLK

P6

SPI_CS#

P1

SPI_ARB

P5

SPI_MOSI

P2

SPI_MISO

D3

OC0#

C4

OC1#

D5

OC2#

D4

OC3#

E5

OC4#

C3

OC5# / GPIO29

A2

OC6# / GPIO30

B3

OC7# / GPIO31

ICH7_BGA652~D

3

CLK14
CLK48

SUSCLK

SLP_S3#
SLP_S4#
SLP_S5#

PWROK

PWRBTN#

LAN_RST#

RSMRST#

GPIO9
GPIO10
GPIO12
GPIO13
GPIO14
GPIO15
GPIO24
GPIO25

GPIO38
GPIO39

DMI_RXN0
DMI_RXP0
DMI_TXN0
DMI_TXP0

DMI_RXN1
DMI_RXP1
DMI_TXN1
DMI_TXP1

DMI_RXN2
DMI_RXP2
DMI_TXN2
DMI_TXP2

DMI_RXN3
DMI_RXP3
DMI_TXN3
DMI_TXP3

CLK_PCIE_ICH#
CLK_PCIE_ICH

DMI_IRCOMP
USB20_N0

USB20_P0
USB20_N1
USB20_P1

USBRBIAS

Deciphered Date

AF19
AH18
AH19
AE19

AC1
B2

C20
B24

D23
F22

AA4
AC22
C21
C23
C19
Y4

E20
A20
F19
E19
R4
E22
R3
D20
AD21
AD20
AE20

GPIO21 / SATA0GP

SMB

GPIO19 / SATA1GP
GPIO36 / SATA2GP
GPIO37 / SATA3GP

SATA

GPIO

SYS

Clocks

GPIO

GPIO16 / DPRSLPVR

TP0 / BATLOW#

POWER MGT

GPIO

PCI-EXPRESS

SPI

USB

2006/10/26 2006/07/26

GPIO35 / SATAREQ#

DMI0RXN
DMI0RXP
DMI0TXN
DMI0TXP

DMI1RXN
DMI1RXP
DMI1TXN
DMI1TXP

DMI2RXN
DMI2RXP
DMI2TXN
DMI2TXP

DMI3RXN
DMI3RXP
DMI3TXN
DMI3TXP

DMI_CLKN
DMI_CLKP

DIRECT MEDIA INTERFACE

DMI_ZCOMP

DMI_IRCOMP

USBP0N
USBP0P
USBP1N
USBP1P
USBP2N
USBP2P
USBP3N
USBP3P
USBP4N
USBP4P
USBP5N
USBP5P
USBP6N
USBP6P
USBP7N
USBP7P

USBRBIAS#

USBRBIAS

Compal Secret Data

V26
V25
U28
U27

Y26
Y25
W28
W27

AB26
AB25
AA28
AA27

AD25
AD24
AC28
AC27

AE28
AE27

C25
D25

F1
F2
G4
G3
H1
H2
J4
J3
K1
K2
L4
L5
M1
M2
N4
N3

D2
D1

1 2

R223 100_0402_5%

CLK_14M_ICH
CLK_48M_ICH

ICH_SUSCLK

SLP_S3#
SLP_S4#
SLP_S5#

PM_POK
DPRSLPVR
ICH_LOW_BAT#
ON/OFFBTN#
LAN_RST_R#
PM_RSMRST#

R233 10K_0402_5%

1 2

LID_OUT#

XMIT_OFF#

T22

PAD

R245 24.9_0402_1%

1 2

R248 22.6_0402_1%

1 2

Within 500 mils

2

CLK_14M_ICH <15>
CLK_48M_ICH <15>

T17 PAD

SLP_S3# <30,33,39>
SLP_S4# <38>
SLP_S5# <33,38>

1 2

DPRSLPVR <7,40>

ON/OFFBTN# <32>

PM_RSMRST# <24,30>

T20 PAD

LID_OUT# <30>

T21 PAD

XMIT_OFF# <25,31>

DMI_RXN0 <7>
DMI_RXP0 <7>
DMI_TXN0 <7>
DMI_TXP0 <7>

DMI_RXN1 <7>
DMI_RXP1 <7>
DMI_TXN1 <7>
DMI_TXP1 <7>

DMI_RXN2 <7>
DMI_RXP2 <7>
DMI_TXN2 <7>
DMI_TXP2 <7>

DMI_RXN3 <7>
DMI_RXP3 <7>
DMI_TXN3 <7>
DMI_TXP3 <7>

CLK_PCIE_ICH# <15>
CLK_PCIE_ICH <15>

Within 500 mils

USB20_N0 <29>
USB20_P0 <29>
USB20_N1 <29>
USB20_P1 <29>

+1.5VS

LAN_RST_R#

R232 need be removed when ICH7M ES2 samples used,
but need be stuffed when ICH7M ES1 sam ples used.

CLK_48M_ICH

12

R215

10_0402_5%@

1

C226

4.7P_0402_50V8C@

2

R227
10K_0402_5%

R2232 0_0402_5%

R2233 0_0402_5%@

CH751H-40_SC76

1 2

1 2

R228

8.2K_0402_5%

D12

2 1

12/26

DPRSLPVR

100K_0402_5%@

USB_OC#0

1 2

R243 0_0402_5%@

USB_OC#1

1 2

R244 0_0402_5%@

12/26

USB_OC#1

1 8

USB_OC#3

2 7

USB_OC#0

3 6

USB_OC#5

4 5

10K_1206_8P4R_5%

USB_OC#2

1 8

USB_OC#4

2 7

USB_OC#6

3 6

USB_OC#7

4 5

10K_1206_8P4R_5%

Title

Size Document Number Rev

Date: Sheet

Compal Electronics, Inc.

ICH7-M(3/4)

LA-3491P

5

4

3

2

1

ICH_V5REF_RUN

Change 150uF to 220uF 12/04

D D

100_0402_5%

10_0402_5%

C C

B B

A A

R252

R253

12

12

+3VS+5VS

21

1

2

+3VALW+5VALW

21

1

2

D13
CH751H-40_SC76

ICH_V5REF_RUN

C238

0.1U_0402_16V4Z

D14
CH751H-40_SC76

ICH_V5REF_SUS

C245

0.1U_0402_16V4Z

+1.5VS

1

C239

@

0.1U_0402_16V4Z

2

Place closely pin AG28 within 100mlis.

R254

1 2

0.5_0805_1%

0.1U_0402_16V4Z

+1.5VS

+3VALW

C263

1 2

0_0805_5%

1

C259

2

1

2

+3VALW

0.1U_0402_16V4Z

+3VS

R255

1

+

2

C234

220U_D2_2VM_R9

C256

10U_0805_10V4Z

+3VS

+1.5VS

C265

0.1U_0402_16V4Z

12/25

+1.5VS

+1.5VS_DMIPLL+1.5VS_DMIPLLR

1

2

C257

1

2

0.1U_0402_16V4Z

1

C235

C236

2

0.1U_0402_16V4Z

Place closely pin
D28,T28,AD28.

0.1U_0402_16V4Z

1

+1.5VS

2

0.01U_0402_16V7K

0.1U_0402_16V4Z

Place closely pin AG5.

+1.5VS

C260

1U_0603_10V4Z

0.1U_0402_16V4Z

Place closely pin AG9.

1

T26 PAD
T27 PAD

2

12
12

ICH_V5REF_SUS

1

C237

2

0.1U_0402_16V4Z

+3VS

C249

+1.5VS_DMIPLL

C258

C262

VCCLAN3_3

R22360_0402_5%
R22370_0402_5% @

1

2

1

2

1

2

1

2

ICH_AA2
ICH_Y7

G10

AD17

F6

AA22
AA23
AB22
AB23
AC23
AC24
AC25
AC26
AD26
AD27
AD28

D26
D27
D28
E24
E25
E26
F23
F24
G22
G23
H22
H23
J22
J23
K22
K23
L22

L23
M22
M23

N22

N23

P22

P23

R22

R23

R24

R25

R26

T22

T23

T26

T27

T28

U22

U23

V22

V23
W22
W23

Y22

Y23

B27

AG28

AB7
AC6
AC7
AD6

AE6

AF5

AF6
AG5
AH5

AD2

AH11
AB10

AB9

AC10
AD10
AE10
AF10

AF9
AG9
AH9

E3

C1

AA2

Y7
V5

V1
W2
W7

1

C266

0.1U_0402_16V4Z

2

U8F

V5REF[1]
V5REF[2]
V5REF_Sus
Vcc1_5_B[1]

Vcc1_5_B[2]
Vcc1_5_B[3]
Vcc1_5_B[4]
Vcc1_5_B[5]
Vcc1_5_B[6]
Vcc1_5_B[7]
Vcc1_5_B[8]
Vcc1_5_B[9]
Vcc1_5_B[10]
Vcc1_5_B[11]
Vcc1_5_B[12]
Vcc1_5_B[13]
Vcc1_5_B[14]
Vcc1_5_B[15]
Vcc1_5_B[16]
Vcc1_5_B[17]
Vcc1_5_B[18]
Vcc1_5_B[19]
Vcc1_5_B[20]
Vcc1_5_B[21]
Vcc1_5_B[22]
Vcc1_5_B[23]
Vcc1_5_B[24]
Vcc1_5_B[25]
Vcc1_5_B[26]
Vcc1_5_B[27]
Vcc1_5_B[28]
Vcc1_5_B[29]
Vcc1_5_B[30]
Vcc1_5_B[31]
Vcc1_5_B[32]
Vcc1_5_B[33]
Vcc1_5_B[34]
Vcc1_5_B[35]
Vcc1_5_B[36]
Vcc1_5_B[37]
Vcc1_5_B[38]
Vcc1_5_B[39]
Vcc1_5_B[40]
Vcc1_5_B[41]
Vcc1_5_B[42]
Vcc1_5_B[43]
Vcc1_5_B[44]
Vcc1_5_B[45]
Vcc1_5_B[46]
Vcc1_5_B[47]
Vcc1_5_B[48]
Vcc1_5_B[49]
Vcc1_5_B[50]
Vcc1_5_B[51]
Vcc1_5_B[52]
Vcc1_5_B[53]

Vcc3_3[1]
VccDMIPLL
Vcc1_5_A[1]

Vcc1_5_A[2]
Vcc1_5_A[3]
Vcc1_5_A[4]
Vcc1_5_A[5]
Vcc1_5_A[6]
Vcc1_5_A[7]
Vcc1_5_A[8]
Vcc1_5_A[9]

VccSATAPLL
Vcc3_3[2]
Vcc1_5_A[10]

Vcc1_5_A[11]
Vcc1_5_A[12]
Vcc1_5_A[13]
Vcc1_5_A[14]
Vcc1_5_A[15]
Vcc1_5_A[16]
Vcc1_5_A[17]
Vcc1_5_A[18]

VccSus3_3[19]
VccUSBPLL
VccSus1_05/VccLAN1_05[1]

VccSus1_05/VccLAN1_05[2]
VccSus3_3/VccLAN3_3[1]

VccSus3_3/VccLAN3_3[2]
VccSus3_3/VccLAN3_3[3]
VccSus3_3/VccLAN3_3[4]

ICH7_BGA652~D

Vcc1_05[1]
Vcc1_05[2]
Vcc1_05[3]
Vcc1_05[4]
Vcc1_05[5]
Vcc1_05[6]
Vcc1_05[7]
Vcc1_05[8]

Vcc1_05[9]
Vcc1_05[10]
Vcc1_05[11]
Vcc1_05[12]
Vcc1_05[13]
Vcc1_05[14]
Vcc1_05[15]
Vcc1_05[16]
Vcc1_05[17]
Vcc1_05[18]
Vcc1_05[19]
Vcc1_05[20]

Vcc3_3 / VccHDA

VccSus3_3/VccSusHDA

V_CPU_IO[1]
V_CPU_IO[2]
V_CPU_IO[3]

Vcc3_3[3]
Vcc3_3[4]
Vcc3_3[5]
Vcc3_3[6]
Vcc3_3[7]
Vcc3_3[8]

Vcc3_3[9]
Vcc3_3[10]
Vcc3_3[11]

Vcc3_3[12]
Vcc3_3[13]
Vcc3_3[14]
Vcc3_3[15]
Vcc3_3[16]
Vcc3_3[17]
Vcc3_3[18]
Vcc3_3[19]
Vcc3_3[20]
Vcc3_3[21]

VccRTC
VccSus3_3[1]
VccSus3_3[2]

VccSus3_3[3]
VccSus3_3[4]
VccSus3_3[5]
VccSus3_3[6]

VccSus3_3[7]
VccSus3_3[8]
VccSus3_3[9]

VccSus3_3[10]
VccSus3_3[11]
VccSus3_3[12]
VccSus3_3[13]
VccSus3_3[14]
VccSus3_3[15]
VccSus3_3[16]
VccSus3_3[17]
VccSus3_3[18]

Vcc1_5_A[19]
Vcc1_5_A[20]

Vcc1_5_A[21]
Vcc1_5_A[22]
Vcc1_5_A[23]

Vcc1_5_A[24]
Vcc1_5_A[25]

VccSus1_05[1]
VccSus1_05[2]

VccSus1_05[3]

Vcc1_5_A[26]
Vcc1_5_A[27]
Vcc1_5_A[28]
Vcc1_5_A[29]
Vcc1_5_A[30]

L11
L12
L14
L16
L17
L18
M11
M18
P11
P18
T11
T18
U11
U18
V11
V12
V14
V16
V17
V18

U6
R7
AE23

AE26
AH26

AA7
AB12
AB20
AC16
AD13
AD18
AG12
AG15
AG19

A5
B13
B16
B7
C10
D15
F9
G11
G12
G16

W5
P7
A24

C24
D19
D22
G19

K3
K4
K5
K6
L1
L2
L3
L6
L7
M6
M7
N7

AB17
AC17

T7
F17
G17

AB8
AC8

K7
C28

G20
A1

H6
H7
J6
J7

+VCCP

0.1U_0402_16V4Z

1

C232

C233

2

1U_0603_10V4Z

VCCSUSHDA

1

C246

2

0.1U_0402_16V4Z

1

C250

0.1U_0402_16V4Z

2

1

C254

0.1U_0402_16V4Z

2

+1.5VS

1 2

C261 0.1U_0402_16V4Z

ICH_K7
ICH_C28

ICH_G20

+1.5VS

1

C264

0.1U_0402_16V4Z

2

1

2

VCCSUSHDA

+3VS

1

C243

0.1U_0402_16V4Z

2

1

1

C247

2

2

0.1U_0402_16V4Z

1

C251

0.1U_0402_16V4Z

2

1

C255

0.1U_0402_16V4Z

2

1

1

+

+

2

2

C230
220U_D2_2VM_R9

R2234 0_0402_5%@
R2235 0_0402_5%

+VCCP

+3VS

C248

0.1U_0402_16V4Z

+3VALW

+3VALW

T23PAD
T24PAD

T25PAD

C231

330U_D2E_2.5VM_R9@

1 2
1 2

C241

1 2

0.1U_0402_16V4Z

1 2

C242

0.1U_0402_16V4Z

1 2

C244

4.7U_0805_10V4Z

C252

U8E

A4

VSS[0]

A23

VSS[1]

B1

VSS[2]

B8

VSS[3]

B11

VSS[4]

B14

VSS[5]

B17

VSS[6]

B20

VSS[7]

B26

VSS[8]

B28

VSS[9]

C2

VSS[10]

C6

VSS[11]

C27

VSS[12]

12/25

+3VS
+3VALW

+3VS

1

C240

0.1U_0402_16V4Z

2

+RTCVCC

1

1

C253

2

2

0.1U_0402_16V4Z

0.1U_0402_16V4Z

D10

VSS[13]

D13

VSS[14]

D18

VSS[15]

D21

VSS[16]

D24

VSS[17]

E1

VSS[18]

E2

VSS[19]

E4

VSS[21]

E8

VSS[22]

E15

VSS[23]

F3

VSS[24]

F4

VSS[25]

F5

VSS[26]

F12

VSS[27]

F27

VSS[28]

F28

VSS[29]

G1

VSS[30]

G2

VSS[31]

G5

VSS[32]

G6

VSS[33]

G9

VSS[34]

G14

VSS[35]

G18

VSS[36]

G21

VSS[37]

G24

VSS[38]

G25

VSS[39]

G26

VSS[40]

H3

VSS[41]

H4

VSS[42]

H5

VSS[43]

H24

VSS[44]

H27

VSS[45]

H28

VSS[46]

J1

VSS[47]

J2

VSS[48]

J5

VSS[49]

J24

VSS[50]

J25

VSS[51]

J26

VSS[52]

K24

VSS[53]

K27

VSS[54]

K28

VSS[55]

L13

VSS[56]

L15

VSS[57]

L24

VSS[58]

L25

VSS[59]

L26

VSS[60]

M3

VSS[61]

M4

VSS[62]

M5

VSS[63]

M12

VSS[64]

M13

VSS[65]

M14

VSS[66]

M15

VSS[67]

M16

VSS[68]

M17

VSS[69]

M24

VSS[70]

M27

VSS[71]

M28

VSS[72]

N1

VSS[73]

N2

VSS[74]

N5

VSS[75]

N6

VSS[76]

N11

VSS[77]

N12

VSS[78]

N13

VSS[79]

N14

VSS[80]

N15

VSS[81]

N16

VSS[82]

N17

VSS[83]

N18

VSS[84]

N24

VSS[85]

N25

VSS[86]

N26

VSS[87]

P3

VSS[88]

P4

VSS[89]

P12

VSS[90]

P13

VSS[91]

P14

VSS[92]

P15

VSS[93]

P16

VSS[94]

P17

VSS[95]

P24

VSS[96]

P27

VSS[97]

ICH7_BGA652~D

VSS[98]

VSS[99]
VSS[100]
VSS[101]
VSS[102]
VSS[103]
VSS[104]
VSS[105]
VSS[106]
VSS[107]
VSS[108]
VSS[109]
VSS[110]
VSS[111]
VSS[112]
VSS[113]
VSS[114]
VSS[115]
VSS[116]
VSS[117]
VSS[118]
VSS[119]
VSS[120]
VSS[121]
VSS[122]
VSS[123]
VSS[124]
VSS[125]
VSS[126]
VSS[127]
VSS[128]
VSS[129]
VSS[130]
VSS[131]
VSS[132]
VSS[133]
VSS[134]
VSS[135]
VSS[136]
VSS[137]
VSS[138]
VSS[139]
VSS[140]
VSS[141]
VSS[142]
VSS[143]
VSS[144]
VSS[145]
VSS[146]
VSS[147]
VSS[148]
VSS[149]
VSS[150]
VSS[151]
VSS[152]
VSS[153]
VSS[154]
VSS[155]
VSS[156]
VSS[157]
VSS[158]
VSS[159]
VSS[160]
VSS[161]
VSS[162]
VSS[163]
VSS[164]
VSS[165]
VSS[166]
VSS[167]
VSS[168]
VSS[169]
VSS[170]
VSS[171]
VSS[172]
VSS[173]
VSS[174]
VSS[175]
VSS[176]
VSS[177]
VSS[178]
VSS[179]
VSS[180]
VSS[181]
VSS[182]
VSS[183]
VSS[184]
VSS[185]
VSS[186]
VSS[187]
VSS[188]
VSS[189]
VSS[190]
VSS[191]
VSS[192]
VSS[193]
VSS[194]

P28
R1
R11
R12
R13
R14
R15
R16
R17
R18
T6
T12
T13
T14
T15
T16
T17
U4
U12
U13
U14
U15
U16
U17
U24
U25
U26
V2
V13
V15
V24
V27
V28
W6
W24
W25
W26
Y3
Y24
Y27
Y28
AA1
AA24
AA25
AA26
AB4
AB6
AB11
AB14
AB16
AB19
AB21
AB24
AB27
AB28
AC2
AC5
AC9
AC11
AD1
AD3
AD4
AD7
AD8
AD11
AD15
AD19
AD23
AE2
AE4
AE8
AE11
AE13
AE18
AE21
AE24
AE25
AF2
AF4
AF8
AF11
AF27
AF28
AG1
AG3
AG7
AG11
AG14
AG17
AG20
AG25
AH1
AH3
AH7
AH12
AH23
AH27

Security Classification

Issued Date

THIS SHEET OF EN GINEER ING DR AWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

5

4

MAY BE USED B Y OR D ISCLOS ED T O ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

3

2006/10/26 2006/07/26

Compal Secret Data

Deciphered Date

Title

Size Document Number Rev

2

Date: Sheet

Compal Electronics, Inc.

ICH7-M(4/4)

LA-3491P

21 47Tues day, March 20, 2007

1

0.5

of

A

1 1

SATA_TXN0_C<19>

SATA_TXP0_C<19>

SATA_TXN0_C

SATA_TXP0_C SATA_TXP0

C267 3900P_0402_50V7K

1 2

C268 3900P_0402_50V7K

1 2

Near ICH7(U26) side.

SATA_RXN0_C<19>

SATA_RXP0_C<19>

SATA_RXN0_C

SATA_RXP0_C

C272 3900P_0402_50V7K

1 2

C273 3900P_0402_50V7K

1 2

Near Device(JP45) side.

2 2

B

SATA CONN

SATA_TXN0

SATA_RXN0

SATA_RXP0

C

JP9

1

GND

A+

A-

GND

B-

B+

GND

V33
V33

V33
GND
GND
GND

V5
V5
V5

GND

Reserved

GND

V12

V12

V12

OCTEK_HDD-22SC1G_44P_RVCONN@

SATA_TXP0

2

SATA_TXN0

3
4

SATA_RXN0

5

SATA_RXP0

6
7

8
9
10
11
12
13
14
15
16
17
18
19
20
21
22

1

1

C269

C270

2

2

10U_0805_10V4Z

0.1U_0402_16V4Z

1

2

C271

1

C1450

+

2

0.1U_0402_16V4Z

+5VS

@

11/21

330U_D2E_2.5VM_R9

D

E

CD-ROM Connector

PD_D[0..15]

12/26

PLT_RST#<7,18,20,24,25,30,31>

3 3

4 4

A

PLT_RST#

PD_IOW#<19>

PD_IORDY<19>

PD_IRQ<19>
PD_A1<19>
PD_A0<19>

PD_CS#1<19>

R256 33_0402_5%

12

PD_D7
PD_D6
PD_D5
PD_D4
PD_D3
PD_D2
PD_D1
PD_D0

PD_IOW#
PD_IORDY
PD_IRQ
PD_A1
PD_A0
PD_CS#1
IDE_ACT#

+5VS

PRI_CSEL

R258
470_0402_5%

1 2

IDE_ACT#

JP10

1 2
3 4
5 6
7 8
9 10
11 12
13 14
15 16
17 18
19 20
21 22
23 24
25 26
27 28
29 30
31 32
33 34
35 36
37 38
39 40
41 42
43 44
45 46
47 48
49 50

GND53GND

OCTEK_CDR-50TA1

54

R259

1 2

10K_0402_5%

B

PD_D[0..15] <19>

PD_D8
PD_D9
PD_D10
PD_D11
PD_D12
PD_D13
PD_D14
PD_D15
PD_DREQ
PD_IOR#

PD_DACK#
PDIAG#

PD_A2
PD_CS#3

C274

0.1U_0402_16V4Z

+5VS

+5VS

Placea caps. near ODD CONN.

1U_0603_10V4Z

PD_DREQ <19>
PD_IOR# <19>

PD_DACK# <19>

12

1 2

PD_A2 <19>
PD_CS#3 <19>

+5VS

R257
100K_0402_5%

+5VS

Security Classification

Issued Date

THIS SHEET OF EN GINEER ING DR AWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED B Y OR D ISCLOS ED T O ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

C

0.1U_0402_16V4Z

C1451

1

C1452

2

2006/10/26 2006/07/26

10U_0805_10V4Z

1

1

C1453

2

2

Compal Secret Data

Deciphered Date

1

C1454
10U_0805_10V4Z

2

11/21

Title

Size Document Number Rev

D

Date: Sheet

Compal Electronics, Inc.

HDD & ODD

LA-3491P

22 47Tues day, March 20, 2007

E

0.5

of

5

4

3

2

1

1 2

1 2

close to U13

RDP

12

12

ACTLED#

LINK_LED100#

C1459

680P_0402_50V7K

LAN_JCLK <19>

+3VLAN

R260
110_0402_1%

1 2

+3VALW

+3VS

Support wake o n LAN R263,R269

Don't Suppor t w a k e on LAN R267 R268

+3VS

15 mil

@

0.1U_0402_16V4Z

+3VLAN

C283

@

1 2

1

2

+3VALW

R271
0_0402_5%

C284

0.1U_0402_16V4Z

TDN
TDP

RDN
RDP

1

2

TIP
RING

R263

@

300_0603_5%

1 2

R267
300_0603_5%

1 2

R268
300_0603_5%

1 2

R269

@

300_0603_5%

1 2

68P_0402_50V8K

、

U13

TD-8TX-

7

TD+

6

CT

3

CT

2

RD-

1

RD+

NS0013_16P

C293

1

470P_1808_3KV

2

C275

12

ACTLED#

LINK_LED100#

C281

1 2

68P_0402_50V8K

9
10

TX+

11

CT

14

CT

15

RX-

16

RX+

RJ45

JP11

12

Amber LED-

11

Amber LED+

8

PR4-

7

MDO1-

MDO1+
MDO0­MDO0+

MDO0­MDO0+
MCT0 RJ45_GND

MCT1
MDO1­MDO1+

C294

1

470P_1808_3KV

2

PR4+

6

PR2-

5

PR3-

4

PR3+

3

PR2+

2

PR1-

1

PR1+

10

Green LED-

9

Green LED+

SUYIN_100073FR012S100ZL

CONN@

R272
75_0402_5%

12

12

R273
75_0402_5%

JP12

1

1

2

2

3

GND1

4

GND2

FOX_JM74613-P2002-7F~D

CONN@

16

SHLD4

15

SHLD3

14

SHLD2

13

SHLD1

1000P_1206_2KV7K

RJ11

C282

12

close to U12chip(Intel rule)close to U12chip(Intel rule)

RDP

R261

110_0402_1%@

D D

C C

+3VLAN

12

R2254

0_0603_5%

1

2

C1476

0.1U_0402_16V4Z

B B

LAN_RXD0 RDN
LAN_RXD1
LAN_RXD2

R266
33_0402_5%

R264

R265

1 2

1 2

33_0402_5%

1

1

C277

C276

2

2

33P_0402_50V8J

+3VLAN

10U_0805_6.3V4Z

C1477

0.1U_0402_16V4Z

C1470

1

2

1

2

+3V_LAN

10U_0805_6.3V4Z

0.1U_0402_16V4Z

C1478

C1471

1

2

1

1

2

2

C1472

0.1U_0402_16V4Z

33_0402_5%

33P_0402_50V8J

1

2

C1473

0.1U_0402_16V4Z

1 2
1

C278
33P_0402_50V8J

2

1

2

C1474

C1475

0.1U_0402_16V4Z

0.1U_0402_16V4Z

1 2

R277 200_0402_5%

U12

1

VCC

25

VCC

36

1

2

VCCP

40

VCCP

2

VCCA

7

VCCA2

9

VCCT

12

VCCT

14

VCCT

17

VCCT

19

VCCR

23

VCCR

8

VSS

13

VSS

18

VSS

24

VSS

48

VSS

33

VSSP

38

VSSP

3

VSSA

6

VSSA2

20

VSSR

22

VSSR

28

ISOL_TI

30

ISOL_TCK

29

ISOL_EXEC

21

TESTEN

41

ADV10

82562GT_SSOP48

RDN

SPDLED#
ACTLED#

LILED#

JRXD2
JRXD1
JRXD0

JRSTSYNC

JTXD2
JTXD1
JTXD0

JCLK

TOUT

RBIAS100

RBIAS10

1 2

TDP

10

TDP

TDN

11

TDN

RDP

15

RDP

RDN

16

RDN

31

R2208

32
27

37
35
34
42

45
44
43
39

26
5
4

1 2

R2207

1 2

LAN_RXD2
LAN_RXD1
LAN_RXD0

LAN_RSTSYNC
LAN_TXD2

LAN_TXD1
LAN_TXD0
LANJCLK LAN_JCLK

R274 649_0402_1%
R275 619_0402_1%

02/07 Follow 82562GT design guide

LAN1_XO

46

X1

47

X2

LAN1_XI

TDP

TDN

0_0603_5%
0_0603_5%

LAN_RXD2 <19>
LAN_RXD1 <19>
LAN_RXD0 <19>
LAN_RSTSYNC <19>

LAN_TXD2 <19>
LAN_TXD1 <19>
LAN_TXD0 <19>

12

R270 47_0402_5%

1 2
1 2

C279

1 2

22P_0402_50V8J

Y3
25MHZ_20P_1BG25000CK1A

C280

1 2

1 2

22P_0402_50V8J

1 2

+3VS

+3VALW

R262
110_0402_1%

@

C1458

L11

FBMA-L11-160808-601LMT 0603

L20

FBMA-L11-160808-601LMT 0603

12/28

680P_0402_50V7K

8/18 for EMI

RING

A A

Security Classification

Issued Date

THIS SHEET OF EN GINEER ING DR AWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

5

4

MAY BE USED B Y OR D ISCLOS ED T O ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

3

2006/10/26 2006/07/26

Compal Secret Data

RJ11 CABLE

@

Deciphered Date

Title

Size Document Number Rev

Custom

2

Date: Sheet

TIP

Compal Electronics, Inc.

82562EZ LAN

JP13

1
2

ACES_85205-0200

CONN@

LA-3491P

1

23 47Tuesday, March 20, 2007

0.5

of

A

S1_VCC

U14

6/02

1 1

0.1U_0402_16V7K

0.1U_0402_16V7K

2 2

C301

C305

1

2

1

2

6/02

C1463

9

12V

+5V_CB

5

5V

6

5V

+3V_CB

3

3.3V

4

3.3V

12

R278
10K_0603_1%

+5VALW +5VALW +5VALW +5VALW +5VALW +5VALW

C1465

C1464

0.01U_0402_16V7K

0.01U_0402_16V7K

0.01U_0402_16V7K

C1466

GND

7

0.01U_0402_16V7K

VCC
VCC
VCC

VPP

VCCD0
VCCD1

VPPD0
VPPD1

OC

SHDN

CP-2211_SSOP16

16

1

2

C1467

0.047U_0402_16V4Z

C1468

1

13
12
11

10

1
2
15
14

8

0.047U_0402_16V4Z

C295

4.7U_0805_10V4Z

2

S1_VPP

1

C296

0.1U_0402_16V7K

2

VCCD0#
VCCD1#
VPPD0
VPPD1

PCI_AD[0..31]<18>

2

1

12/05 Follow IAT00 EMI Request

PCI_CBE#3<18>
PCI_CBE#2<18>
PCI_CBE#1<18>
PCI_CBE#0<18>

3 3

Change to DAU00 PCI Devices ID
Cardbus ---->AD22

CLK_33M_CBS

12

R285
10_0402_5%

@

1

C309

@

15P_0402_50V8J

4 4

2

A

PLT_RST#<7,18,20,22,25,30,31>

PM_RSMRST#<20,30>

PLT_RST#

PM_RSMRST#

PCI_RST#<18>

PCI_FRAME#<18>

PCI_IRDY#<18>

PCI_TRDY#<18>

PCI_DEVSEL#<18>

PCI_STOP#<18>
PCI_PERR#<18>
PCI_SERR#<18,30>

PCI_PAR<18>

PCI_REQ2#<18>

PCI_GNT2#<18>

CLK_33M_CBS<15>

PCI_AD22

PCI_PIRQC#<18>

PM_CLKRUN#<20,30>

1 2

R287 0_0402_5%

1 2

R2250 0_0402_5%@

+3V_CB

1 2

R284 100_0402_5%

SIRQ<20,30>

B

12

C302

680P_0402_50V7K

VPPD0
VPPD1
VCCD0#
VCCD1#

PCI_AD[0..31]

PCI_AD30
PCI_AD29
PCI_AD28
PCI_AD27
PCI_AD26
PCI_AD25
PCI_AD24
PCI_AD23
PCI_AD22
PCI_AD21
PCI_AD20
PCI_AD19
PCI_AD18
PCI_AD17
PCI_AD16
PCI_AD15
PCI_AD14
PCI_AD13
PCI_AD12
PCI_AD11
PCI_AD10
PCI_AD9
PCI_AD8
PCI_AD7
PCI_AD6
PCI_AD5
PCI_AD4
PCI_AD3
PCI_AD2
PCI_AD1
PCI_AD0

PCI_CBE3#
PCI_CBE2#
PCI_CBE1#
PCI_CBE0#

CLK_33M_CBS

R283 43K_0402_5%

B

C303

4.7U_0805_10V4Z

U15

3

AD31

4

AD30

5

AD29

7

AD28

8

AD27

9

AD26

10

AD25

11

AD24

15

AD23

16

AD22

17

AD21

19

AD20

23

AD19

24

AD18

25

AD17

26

AD16

38

AD15

39

AD14

40

AD13

41

AD12

43

AD11

45

AD10

46

AD9

47

AD8

49

AD7

51

AD6

52

AD5

53

AD4

54

AD3

55

AD2

56

AD1

57

AD0

12

C/BE3#

27

C/BE2#

37

C/BE1#

48

C/BE0#

20

RST#

28

FRAME#

29

IRDY#

31

TRDY#

32

DEVSEL#

33

STOP#

34

PERR#

35

SERR#

36

PAR

1

REQ#

2

GNT#

21

PCLK

59

RI_OUT#/PME#

70

SUSPEND#

13

IDSEL

60

MFUNC0

61

MFUNC1

64

MFUNC2

65

MFUNC3

67

MFUNC4

68

MFUNC5

69

MFUNC6

66

VCC/GRST#

+3V_CB

1

2

0.1U_0402_16V7K

74

VCCD1#

1

C304

2

73

VCCD0#

0.1U_0402_16V7K

1

C297

2

90

126

72

18

44

VPPD071VPPD1

VCCP0

VCCP1

VCCSK1

VCCSK0

138

VCC1

122

PQFP 144

22.2 X 22.2 X 1.60

GND1

GND2

GND3

GND4

GND5

GND6

GND7

6

GND8

22

42

58

78

84

94

114

130

C

S1_VCC

1

C298

0.1U_0402_16V7K

2

+3V_CB

C306

1 2

680P_0402_50V7K

14

30

50

86

102

63

VCCI

VCC7

VCC6

VCC5

VCC4

VCC3

VCC2

S1_D10

144

CAD31/D10

CAD30/D9
CAD29/D1
CAD28/D8
CAD27/D0
CAD26/A0
CAD25/A1
CAD24/A2
CAD23/A3
CAD22/A4
CAD21/A5
CAD20/A6

CAD19/A25

CAD18/A7
CAD17/A24
CAD16/A17

CAD15/IOWR#

CAD14/A9

CAD13/IORD#

CAD12/A11

CAD11/OE#

CAD10/CE2#

CAD9/A10

CAD8/D15

CAD7/D7

CAD6/D13

CAD5/D6

CAD4/D12

CAD3/D5

CAD2/D11

CAD1/D4
CAD0/D3

CC/BE3#/REG#

CC/BE2#/A12

CC/BE1#/A8

CC/BE0#/CE1#
CRST#/RESET

CFRAME#/A23

CIRDY#/A15

CTRDY#/A22

CDEVSEL#/A21

CSTOP#/A20
CPERR#/A14

CSERR#/WAIT#

CPAR/A13

CREQ#/INPACK#

CGNT#/WE#

CCLK/A16

CSTSCHG/BVD1

CCLKRUN#/WP

CBLOCK#/A19
CINT#/READY

SPKOUT

CAUDIO/BVD2

CCD2#/CD2#
CCD1#/CD1#

CVS2/VS2#
CVS1/VS1#

RSVD/D14

RSVD/A18

RSVD/D2

CB1410_LQFP144

100

143

THIS SHEET OF EN GINEER ING DR AWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED B Y OR D ISCLOS ED T O ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

C

142
141
140
139
129
128
127
124
121
120
118
116
115
113
98
96
97
93
95
92
91
89
87
85
82
83
80
81
77
79
76

125
112
99
88

119
111
110
109
107
105
104
133
101
123
106
108

135
136

103
132
62

134
137

75
117
131

S1_D9
S1_D1
S1_D8
S1_D0
S1_A0
S1_A1
S1_A2
S1_A3
S1_A4
S1_A5
S1_A6
S1_A25
S1_A7
S1_A24
S1_A17
S1_IOWR#
S1_A9
S1_IORD#
S1_A11
S1_OE#
S1_CE2#
S1_A10
S1_D15
S1_D7
S1_D13
S1_D6
S1_D12
S1_D5
S1_D11
S1_D4
S1_D3

S1_REG#
S1_A12
S1_A8
S1_CE1#

S1_RST
S1_A23
S1_A15
S1_A22
S1_A21
S1_A20
S1_A14
S1_WAIT#
S1_A13
S1_INPACK#
S1_WE#

1 2

R282 33_0402_5%

S1_BVD1
S1_WP

S1_A19
S1_RDY#

S1_BVD2
S1_CD2#

S1_CD1#
S1_VS2
S1_VS1

S1_D2
S1_A18
S1_D14

+3V_CB

Don't Support wake on LAN L12, L13
Support wake on LAN L?, L?

+5V_CB

2

1

1000P_0402_50V7K

S1_VCC

12

S1_A16

CBS_SPK# <26>

C310

L21

@

1 2

0_0805_5%

L12

1 2

0_0805_5%

L22

@

1 2

0_0805_5%

L13

1 2

0_0805_5%

R281
47K_0402_5%

2

1

C311
1000P_0402_50V7K

D

+3VALW

+3VS

+5VALW

+5VS

12/27

D

S1_VCC
S1_VPP

E

S1_VPP

1

C299

4.7U_1206_25VFZ

2

S1_VCC

S1_VCC

1 2

R279 22K_0402

1 2

R280 22K_0402

S1_D3
S1_D4
S1_D5
S1_D6
S1_D7
S1_CE1#
S1_A10
S1_OE#
S1_A11
S1_A9
S1_A8
S1_A13
S1_A14
S1_WE#
S1_RDY#

S1_A16
S1_A15
S1_A12
S1_A7
S1_A6
S1_A5
S1_A4
S1_A3
S1_A2
S1_A1
S1_A0
S1_D0
S1_D1
S1_D2
S1_WP

1
2
3
4
5
6
7
8

9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
69
71
73
75
77
79
81
83

Title

Size Document Number Rev

Date: Sheet

1

C300

0.1U_0402_16V4Z

2

1

1

C308

C30710U_1206_16V4Z

0.1U_0402_16V7K

2

2

S1_A23PCI_AD31
S1_WP

JP14

GND
S1_D3
S1_D4
S1_D5
S1_D6
S1_D7
S1_CE1#
S1_A10
S1_OE#
S1_A11
S1_A9
S1_A8
S1_A13
S1_A14
S1_WE#
S1_RDY#
S1_VCC
S1_VPP
S1_A16
S1_A15
S1_A12
S1_A7
S1_A6
S1_A5
S1_A4
S1_A3
S1_A2
S1_A1
S1_A0
S1_D0
S1_D1
S1_D2
S1_WP
GND
GND
GND
GND
GND
GND
GND
GND
GND

FOX_WZ21131-G2-P4_LT

CONN@

GND

S1_CD1#

S1_D11
S1_D12
S1_D13
S1_D14
S1_D15

S1_CE2#

S1_VS1

S1_IORD#

S1_IOWR#

S1_A17
S1_A18
S1_A19
S1_A20

S1_A21
S1_VCC
S1_VPP

S1_A22

S1_A23

S1_A24

S1_A25

S1_VS2
S1_RST

S1_WAIT#

S1_INPACK#

S1_REG#

S1_BVD2
S1_BVD1

S1_D8
S1_D9

S1_D10

S1_CD2#

GND
GND
GND
GND
GND
GND
GND
GND
GND

Compal Electronics, Inc.

CardBus CTRL CB714

LA-3491P

35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
70
72
74
76
78
80
82
84

E

S1_CD1#
S1_D11
S1_D12
S1_D13
S1_D14
S1_D15
S1_CE2#
S1_VS1
S1_IORD#
S1_IOWR#
S1_A17
S1_A18
S1_A19
S1_A20
S1_A21

S1_A22
S1_A23
S1_A24
S1_A25
S1_VS2
S1_RST
S1_WAIT#
S1_INPACK#
S1_REG#
S1_BVD2
S1_BVD1
S1_D8
S1_D9
S1_D10
S1_CD2#

24 47Tuesday, March 20, 2007

S1_VCC
S1_VPP

0.5

of

A

1 1

B

C

D

E

+3VS +1.5VS

C312

WLAN@

0.1U_0402_16V4Z

1

4.7U_0805_10V4Z

2

WLAN@

C313

1

0.01U_0402_16V7K

2

WLAN@

C314

1

0.1U_0402_16V4Z

2

WLAN@

C315

1

4.7U_0805_10V4Z

2

Mini-Express Card---WLAN

2 2

12/25

ICH_PCIE_W AKE#<20>

CLKREQD#<15>

CLK_PCIE_MCARD#<15>

CLK_PCIE_MCARD<15>

CLK_DEBUG_PORT<15>

PCIE_RXN2<20>
PCIE_RXP2<20>

PCIE_TXP2<20>

ICH_PCIE_W AKE#

WLAN@

CLK_PCIE_MCARD#
CLK_PCIE_MCARD

PLT_RST#

R295 0_0402_5%

PCIE_RXP2

R297 0_0402_5%

PCIE_TXN2
PCIE_TXP2

R288

1 2

1 2

R294 0_0402_5%DEBUG@

WLAN@

1 2
1 2

WLAN@

CLKREQD#_MC

0_0402_5%

PCIE_C_RXN2PCIE_RXN2
PCIE_C_RXP2

12/26

R299 0_0402_5%DEBUG@

+3VL
STB_LED#<30,31,32>
NUM_LED#<30,31>
CAPS_LED#<30,31>

3 3

1 2

R300 0_0402_5%DEBUG@

1 2

R301 0_0402_5%DEBUG@

1 2

R302 0_0402_5%DEBUG@

1 2

JP15

MOLEX 67910-0002 52P

CONN@

112
334
556
778
9910
111112
131314
151516
171718
191920
212122
232324
252526
272728
292930
313132
333334
353536
373738
393940
414142
434344
454546
474748
494950
515152

GND153GND2

2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52

54

R289
R290
R291
R292
R293

1 2
1 2
1 2
1 2
1 2

XMIT_OFF#

1

C316

WLAN@

2

0_0402_5%DEBUG@
0_0402_5%DEBUG@
0_0402_5%DEBUG@
0_0402_5%DEBUG@
0_0402_5%DEBUG@

LPC_AD3
LPC_AD2
LPC_AD1
LPC_AD0

+3VALW

ICH_SMBCLK <4,13,14,15,20>
ICH_SMBDATA <4,13,14,15,20>PCIE_TXN2<20>

R2270

WLAN@

12

10K_0402_5%

R2263 0_0402_5%@

1 2

R2271 0_0402_5%

1 2

WLAN@

02/26 Add R2270 for WL_LED_EC# PU
02/26 Add R2271 for use EC detect WLAN active

+3VALW

1

C317

WLAN@

0.1U_0402_16V4Z

LPC_FRAME# <19,30,31>

2

+1.5VS +3V_MINI

LPC_AD[0..3] <19,30,31>

+3VS

L14

1 2

FBMA-L11-201209-102LMA10T

WLAN@

XMIT_OFF# <20,31>

PLT_RST# <7,18,20,22,24,30,31>

12/26

+3VS

WL_LED# <31,32>
WL_LED_EC# <30>

Mini Card STANDOFF

H28

H27

HOLEA

HOLEA

1

1

4 4

Security Classification

Issued Date

THIS SHEET OF EN GINEER ING DR AWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

A

B

MAY BE USED B Y OR D ISCLOS ED T O ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

C

2006/10/26 2006/07/26

Compal Secret Data

Deciphered Date

Title

Size Document Number Rev

D

Date: Sheet

Compal Electronics, Inc.

Mini-Card

LA-3491P

E

0.5

of

25 47Tuesday, March 20, 2007

A

B

C

D

E

CODEC POWER

+5VS

1 1

1 2

C318 0.1U_0402_16V4Z

11/30 Change to +5VS

U16

1

VIN

OUT

2

GND
SHDN#3BP

APE8805A-33Y5P_SOT23-5

0.1U_0402_16V4Z

5

4

C320

+VDDA_CODEC

1

C319

0.1U_0402_16V4Z

2

1

2

AUDIO CODEC

SB_SPKR<20>

1

2

0.1U_0402_16V4Z

1 2

1U_0603_10V4Z

C327

C1479

R2256

1K_0402_5%

12

1

C

Q43

2

B

E

2SC2411K_SOT23

3

C331

12

1U_0603_10V4Z

R311

1 2

560_0402_5%

R317

1 2

560_0402_5%

@

10K_0402_5%

In order for the modem wake on ring feature to function,
the CODEC must be powered by a rail that is not
removed when the system is in standby.

+3VS +VDDA_CODEC

2 2

ACZ_RST#<19>

ACZ_BITCLK<19>
ACZ_SYNC<19>
ACZ_SDIN0<19>
ACZ_SDOUT<19>

DIB_P<27>

R318 0_0402_5%

DIB_N<27>

R319 0_0402_5%

3 3

ACZ_BITCLK

12

R325

100_0402_5%

@

1

C334

2

100P_0402_25V8K

@

08/ 10

EAPD#<28,30>

100P_0402_25V8K@

DVDD_20549

08/ 10

0_0603_5%

1 2

L15

R316 33_0402_5%

DIBP_C

12

DIBN_C

12

EAPD#

C332

R327 237K_0402_1%

C322

1U_0402_6.3V6K

MONO_INR

1 2

L17 0_0603_5%

1

08/ 10

2

RCOSC

12

2

1

1

C323

0.1U_0402_16V4Z

2

U17

10

RESET#

5

BIT_CLK

9

SYNC

7

SDI

4

SDO

44

DIBP

43

DIBN

11

PCBEEP

48

SPDIF

47

EAPD

1

NC_1

2

NC_2

16

NC_16

41

RCOSC

DVDD_20549

3

VDDIO

VSSIO_42

42

AVDD_20549

C324

0.1U_0402_16V4Z

45

20

31

37

8

DVDD

DVDDM

AVDDHP

AVDD_20

AVDD_31

MIC_BIAS_L

MIC_BIAS_R

MIC_L

MIC_R

LINEOUT_L
LINEOUT_R

PORT-A_BIAS_L

PORT-A_BIAS_R

PORT-A_L

PORT-A_R

PORT-B_BIAS_L

PORT-B_BIAS_R

PORT-B_L

PORT-B_R

CD_L

CD_GND

CD_R

SENSE

VREF_HI
VREF_LO
VC_REFA

DVSS

AVSS_25

VSSIO_46

46

AVSSHP

AVSS_12

AVSS_32

6

CX20549-12Z_LQFP48_9X9

25

40

12

32

08/ 10

L16

1 2

0_0603_5%

2

1

2

C325
1U_0402_6.3V6K

1

R314 2.2K_0402_5%

29

1 2

R315 2.2K_0402_5%

30

1 2

MIC_INL

21

MIC_INR

22

LINEOUT_L

35

LINEOUT_R

36
33

34

PORT_A_L

38

PORT_A_R

39
14

15
23
24

17
18
19

SENSE

13

VREF_HI

26

VREF_LO

27

VC_REFA

28

1U_0402_6.3V6K

C335

2

1

C329 10U_0805_10V4Z

1 2

C330 10U_0805_10V4Z

1 2

1 2

12
12

C333

1 2

1U_0402_6.3V6K

R321 5.11K_0402_5%
R322 5.11K_0402_5%
R323 20K_0402_5%

AVDD_20549

LINE_OUTL <28>
LINE_OUTR <28>

HP_L <28>
HP_R <28>

HP_SENSE <28>

For Vista

MIC_SENSE <28>

CBS_SPK#<24>

1

2

C328

@

0.1U_0402_16V4Z

03/10 Delete CBS de-pop circuit

03/20 Add CBS d e- pop circuit,Change
Q43 from FET to BJT

MIC_L <28>
MIC_R <28>

DIGITAL ANALOG

4 4

+VDDA_CODEC

12

R307
10K_0402_1%

C321

12

R308
10K_0402_1%

MONO_IN MONO_IN1 MONO_INR

1

C

Q15

2

B

E

2SC2411K_SOT23

3

12

R320

2 1

12

1U_0603_10V4Z

1 2

R309 20K_0402_5%

2/09 Fine tune PC Beep,
Delete R310

D15

RB751V_SOD323

1 2

R324 0_0402_5%@

1 2

R326 0_0402_5%

1 2

R328 0_0402_5%@

1 2

R329 0_0402_5%@

1 2

R330 0_0402_5%@

1 2

R331 0_1206_5%

1 2

R332 0_1206_5%@

1 2

R333 0_1206_5%

1 2

R334 0_1206_5%@

GNDAGND

R310

@

1 2

10K_0402_5%

C326

12

1U_0603_10V4Z

GNDA <28>

Security Classification

Issued Date

THIS SHEET OF EN GINEER ING DR AWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

A

B

MAY BE USED B Y OR D ISCLOS ED T O ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

C

2006/10/26 2006/07/26

Compal Secret Data

Deciphered Date

Title

Size Document Number Rev

Custom

D

Date: Sheet

CODEC CX20468-31

LA-3491P

E

0.5

of

26 47Tuesday, March 20, 2007

5

4

3

2

1

MQ2
MMBTA42

MR4
110

5%

2

5335R13-005

MFB2

1
4

@

ML1

Optional

5335R13-005

MFB1

MC10 0.01uF

cap_0603_001uf

MQ1

MMBTA42

QBASE

@

MR8
56

5%
RES_0603_56

AGND_LSD

2
3

AGND_LSD

BRIDGE_CC

MR9
280

RES_1206_280

MQ3

MMBTA42

MR11

3.01

res_0402_301

MR7

9.1

res_1206_91

<BOM Structure>

MU1

CX20548

MR3 6.81M

RAC1

4

D D

DIB_P<26>
DIB_N<26>

MC12

C C

B B

MJ4

2
1

@

MJ5

1
2

@

GND

DIBN_HS
DIBP_HS

150pF

CAP_0402_150PF

MC13
150pF

CAP_0402_150PF

GND

GND

2 3

1

MODEM-SMAR

MT1

4

MC6
47pF

CAP_0402_47PF

MC5

0.1uF

cap_0402_01uf

MC4

0.1uF

cap_0402_01uf

AGND_LSD

AGND_LSD

Revision History

Description

Initial Release

0

No changes to schematic. PCB updated to -003.

1

Updated footprints and corrected via spacing errors.
Changed MC8 and MC9 pads. No schematic changes.

2

PCB updated to -005.

3

A A

Added MR11 and MR12. PCB updated to -007.

4

Added MR13. PCB updated to -009.

4.01

AVL update only.

5

DateREV

April 26, 2005

August 18, 2005

November 3, 2005

November 18, 2005

January 3, 2006

April 20, 2006

4

DIBN

PWR+

AVdd

MC3

0.1uF

cap_0402_01uf

DIBP

DVdd

12

TEST

16

DIBN

15

PWR

2

AVDD

14

DIBP

1

DVDD

MC2

0.1uF

cap_0402_01uf

VC

3

VC_LSD

AGND_LSD

RAC

MR1 6.81M

TAC1

5

TAC

EIC

MC11 0.1uF

11

EIC

R810 and C810 must be placed near pin 6 (RXI)
and there should be no vias on the(RXI)net.

MR2

RXI

6

RXI

EIO

EIF

TXO

TXF

GPIO

EP

17

Security Classification

Issued Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETAR Y PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CU STODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INF ORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITH OUT PRIOR WRITTEN CONSEN T OF COMPAL ELECTRONICS, INC.

3

237K

10

EIF

9

TXO

8

TXF

7
13

RAC1_RING

res_0805_681m

TAC1_TIP TIP_1

cap_0402_01uf

AGND_LSD

RX1_1

MR13 100

RES_0402_100

2006/10/26 2006/07/26

MMBD3004S

MMBD3004S

MC1 0.047uF

100.0V

Compal Secret Data

MBR1

AGND_LSD

MBR2

Deciphered Date

RING_1

2

MRV1

MC9@MC8@

MC7

470 pF470 pF

Omit

@

MR5
280

RES_1206_280

Title

Size Document Number R e v

Date: Sheet

Note: MC8 and MC9 can be optionally
populated here or behind the RJ-11
connector.

GND

MR6

MR10

280

280

RES_1206_280

MQ4

MMBTA42

MR12

3.01

res_0402_301

RES_1206_280

BRIDGE_CC2

Compal Electronics, Inc.

AMOM-CX20548

LA-3491P

1

1

CONN@

MJ2

2
1

@

MJ1

2
1

@

MJ3

of

27 47Tuesday, March 20, 2007

0.5

A

B

C

D

E

+5VS+5VAMP

10 dB

12

R336

100K_0402_5%

12

R338

@

100K_0402_5%

MIC_R<26>
MIC_L<26>

C349

02/07 Change to 60 Ohm 0603

+

1 2

100U_6.3V_M

13

D

Q44

2

G

2N7002_SOT23

1

2

S

+5VS

12

R337

@

100K_0402_5%

12

R339
100K_0402_5%

MIC_R
MIC_L

HP_SENSE<26>

C350

+

1 2

100U_6.3V_M

Q45

A_SDA_SD

2N7002_SOT23

FBM-11-160808-601-T_0603

1 2
1 2

L19
FBM-11-160808-601-T_0603

HP_SENSE

1 2

60_0603_1%

1 2

60_0603_1%

13

D

2

G

S

L18

R341

R343

1K_0402_5%

SPKR­SPKR+

1

C339

2

@

47P_0402_50V8J

C348

47P_0402_50V8J

MIC_SENSE

2

C346
47P_0402_50V8J

1

1

2

MIC_SENSE<26>

02/14 Change to AGND

INTSPK_CR+

INTSPK_CL+

R345

1 2

1 2

R342

1 2

0_0402_5%

R344

1 2

0_0402_5%

47P_0402_50V8J

R346

1K_0402_5%

1

C340

2

@

47P_0402_50V8J

C351

47P_0402_50V8J

C352

3

2

3

SM05_SOT23@

1

D17

2

3

SM05_SOT23@

1

D18

02/14 Change to AGND

JP16

1
2

ACES_85205-0200

CONN@

2

D16

SM05_SOT23@

1

JP17

5
4
3

6 7
2
1

FOX_JA6333L-B3S0-7F~N

CONN@

JP18

5
4

PR

3
6 7

PL

2
1

FOX_JA6333L-B3S0-7F~N

CONN@

08/ 09

08/ 09

MIC IN

08/ 10

HP OUT

10
9
8

10
9
8

SPKR+

SPKR-

@

1

2

C1484

R335
0_1206_5%

1 2

HP_R

HP_L

0.1U_0402_16V4Z

1 1

C336

10U_0805_10V4Z

15

6

U18

C341 0.47U_0603_16V7K

02/07 Change to 1K Ohm

R2264

LINE_OUTR<26>

LINE_OUTL<26>

2 2

+3VALW

3 3

A_SD#<30>

1K_0402_5%

R2265

1K_0402_5%

1 2

R340 10K_0402_5%@

EAPD#<26,30>

1 2

LINE_C_OUTR

12

12

C344 0.47U_0603_16V7K

1 2

C345 0.47U_0603_16V7K

1 2

12

R2198 0_0402_5%@

2N7002LT1G_SOT23

+3VALW

0.47U_0603_16V7K

1 2

13

D

Q16

2

G

@

S

12

R2255 0_0402_5%

5

U33

P

4

A2Y

G

NC7SZ04P5X_SC70-5

3

C342

7

RIN+

17

RIN-

9

LIN+

5

LIN-

19

SHUTDOWN

0_0402_5%

2 1

16

VDD

20

R2269

12

D35

@

CH751H-40_SC76

PVDD1

PVDD2

GAIN0
GAIN1

ROUT+

ROUT-

LOUT+

LOUT-

BYPASS

GND41GND311GND213GND1

THERMAL PAD

21

TPA6017A2_TSSOP20

09/03

A_SD

NC

1

C337

2

2
3

18

14

4

8

12
10

2

1

HP_R<26>

HP_L<26>

1

C338

2

0.1U_0402_16V4Z

Keep 10 mil width

C347
1U_0603_10V4Z

0.1U_0402_16V4Z

02/26 add HP de-pop circuit

4 4

Security Classification

Issued Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

A

B

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

2006/10/26 2006/07/26

C

Compal Secret Data

Deciphered Date

Title

Size Document Number Rev

Custom

D

Date: Sheet

AMP and Audio Jack

LA-3491P

E

0.5

28 47Tuesday, March 20, 2007

of

5

4

3

2

1

1

2

C357
10P_0402_50V8J

@

1

1

2

2

1

C366
10P_0402_50V8J

@

2

OUT
OUT
OUT

FLG

G528_SO8

+USB_VCCA

1

C355
1000P_0402_50V7K

2

1
2
3
4

5
6

+USB_VCCA

C360
1000P_0402_50V7K

JP21

1
2
3
4

5
6

SUYIN_020173MR004G552ZR

CONN@

+USB_VCCA

8
7
6
5

JP20

VCC
D­D+
GND

GND1
GND2

SUYIN_020173MR004G552ZR

CONN@

VCC
D­D+
GND

GND1
GND2

USB_OC# <20>

14" USB Port

1

+

C354

C353

D D

USB20_N1<20>
USB20_P1<20>

PSOT24C_SOT23@

For ESD

USB20_N0<20>

C C

B B

USB20_P0<20>

PSOT24C_SOT23@

C368 0.1U_0402_16V4Z

2

3

D19

D21

10P_0402_50V8J@

1

2

3

10P_0402_50V8J@

1

+5VALW

12

SLP_S5<33,38>

0.1U_0402_16V4Z

100U_6.3V_M

@

1

C356

2

1

+

C358

2

100U_6.3V_M

0.1U_0402_16V4Z

C365

2

1

2

C359

1

2

U19

1

GND

2

IN

3

IN

4

EN#

A A

Security Classification

Issued Date

THIS SHEET OF EN GINEER ING DR AWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

5

4

MAY BE USED B Y OR D ISCLOS ED T O ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

3

2006/10/26 2006/07/26

Compal Secret Data

Deciphered Date

Title

Size Document Number Rev

2

Date: Sheet

Compal Electronics, Inc.

USB Connector

LA-3491P

29 47Tues day, March 20, 2007

1

0.5

of

KSI0
KSI3
KSI2
KSI1

KSI7
KSI6
KSI5
KSI4

TP_CLK

TP_DATA

KBD_CLK
KBD_DATA
PS2_CLK
PS2_DATA

EMI Add

81
7
6

81
7
6

81
7
6

81
7
6

81
7
6

81
7
6

5

1

C369

0.1U_0402_16V4Z

+3VL

1 8
2 7
3 6
4 5

10K_1206_8P4R_5%@

1 8
2 7
3 6
4 5

10K_1206_8P4R_5%@

+3VL

1 8
2 7
3 6
4 5

10K_1206_8P4R_5%@

1 8
2 7
3 6
4 5

10K_1206_8P4R_5%@

RP35

RP36

RP37

RP38

C370

0.1U_0402_16V4Z

2

KSO6
KSO3
KSO12
KSO13

KSO9
KSO0
KSO5
KSO1

Pin3 250 : KSO12/OUT8/KBRST

KSO2
KSO4
KSO7
KSO8

KSO14
KSO11
KSO10
KSO15

02/26 Reserve KSO PU resistor

PM_CLKRUN#<20,24>

CLK_PCI_EC<15>

RUNSCI_EC#<20>

Pin34 250 -- LPCPD#

LPC_PD#<20>

Y4

18P_0402_50V8J

1

C380

2

32.768KHZ_12.5P_Q13MC30610018

03/19 Reserve VCC0 to +RTCVCC

1 2

R370
2M_0402_5%@

4

1

IN

2

OUT

NC3NC

R367 0_0402_5%@

1 2

R371

120K_0402_5%

1

18P_0402_50V8J
C381

2

LPC_FRAME#<19,25,31>

12

INT_KBD CONN.

INT_KBD CONN.

5

1

0.1U_0402_16V4Z

2

TP_CLK<32>

TP_DATA<32>

SIRQ<20,24>

LPC_AD3<19,25,31>
LPC_AD2<19,25,31>
LPC_AD1<19,25,31>
LPC_AD0<19,25,31>

PLT_RST#<7,18,20,22,24,25,31>

+RTCVCC

R2277

@

0_0402_5%

1U_0603_10V4Z

ACES_85201-2405

CONN@

+3VL

D D

+5VS

+3VS

C C

B B

A A

03/10 Add Keyboard scan input PU resistor

RP29

1 8
2 7
3 6
4 5

10K_1206_8P4R_5%

RP30

1 8
2 7
3 6
4 5

10K_1206_8P4R_5%

02/07 Delete KSI PU,
1070 had internal PU

R354

1 2

10K_0402_5%

R355

1 2

10K_0402_5%

RP31

1 8
2 7
3 6
4 5

10K_1206_8P4R_5%

Note: R94 must be removed when
R1354 stuff and R87 remove.

R360

LPCPD#

1 2

10K_0402_5%

R361

RUNSCI_EC#

1 2

10K_0402_5%

CLK_PCI_EC

12

R363

10_0402_5%@

2

C379

10P_0402_25V8K@

1

CP1

KSO14
KSO11

2

KSO10

3

KSO15

4 5

100P_1206_8P4C_50V8@

CP2

KSO6
KSO3

2

KSO12

3

KSO13

4 5

100P_1206_8P4C_50V8@

CP3

KSO2
KSO4

2

KSO7

3

KSO8

4 5

100P_1206_8P4C_50V8@

CP4

KSI3
KSO5

2

KSO1

3

KSI0

4 5

100P_1206_8P4C_50V8@

CP5

KSI4
KSI5

2

KSO0

3

KSI2

4 5

100P_1206_8P4C_50V8@

CP6

KSI1
KSI7

2

KSI6

3

KSO9

4 5

100P_1206_8P4C_50V8@

@

0_0402_5%

1 2

@

4

C371

TP_CLK
TP_DATA
KBD_CLK
KBD_DATA
PS2_CLK
PS2_DATA

PM_CLKRUN#
SIRQ
CLK_PCI_EC
RUNSCI_EC#

LPC_AD3
LPC_AD2
LPC_AD1
LPC_AD0

LPC_FRAME#
PLT_RST#

LPCPD#
CRY1

CRY2

+3VL

R2266

1 2

2

C382

1

KSO15
KSO10
KSO11
KSO14
KSO13
KSO12
KSO3
KSO6
KSO8
KSO7
KSO4
KSO2
KSI0
KSO1
KSO5
KSI3
KSI2

KSO0
KSI5
KSI4
KSO9
KSI6
KSI7
KSI1

4

1

0.1U_0402_16V4Z

2

KSO0

21

KSO1

20

KSO2

19

KSO3

18

KSO4

17

KSO5

16

KSO6

13

KSO7

12

KSO8

10

KSO9
KSO10
KSO11
KSO12
KSO13

KSI0

29

KSI1

28

KSI2

27

KSI3

26

KSI4

25

KSI5

24

KSI6

23

KSI7

22

35

36

38

40

41

42

55

57

54

76

51

50

48

46

52

53

45

70

71

68

R2267
0_0402_5%

1 2

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24

JP24

1

C372

4.7U_0805_10V4Z

2

U20

KSO0
KSO1
KSO2
KSO3
KSO4
KSO5
KSO6
KSO7
KSO8

9

KSO9

8

KSO10

7

KSO11

6

KSO12/GPIO00/KBRST

5

KSO13/GPIO18

KSI0
KSI1
KSI2
KSI3
KSI4
KSI5
KSI6
KSI7

IMCLK
IMDAT
KCLK
KDAT
EMCLK
EMDAT

CLKRUN#
SER_IRQ
PCI_CLK
EC_SCI#

LAD[3]
LAD[2]
LAD[1]
LAD[0]

LFRAME#
LRESET#
LPCPD#/GPIO23

XTAL1
XTAL2

VCC0

NC94NC95NC96NC97NC

Power Mgmt/SIRQ

NC1NC2NC3NC30NC31NC32NC33NC34NC43NC

02/07 Reserve VCC0 to +3VL
, Add R2267 to GND

250@
R127
R128
R977

1

C373

2

127NC128

Keyboard/Mouse Interface

LPC
Bus

AGND

72

44

32K_CLK

R378 0_0402_5%

1021@
R129
R131
R78

R62

3

+3VS

+3VL

1

C1446

0.1U_0402_16V4Z

2

14

106

119

VCC1

VCC139VCC158VCC184VCC1

VCC1

Access Bus Interface

SMSC_1070_TQFP-128P

VSS11VSS37VSS47VSS56VSS

VSS82VSS

104

117

@

1 2

AGND FILTER

C384

1 2

0.1U_0402_16V4Z

Security Classification

Issued Date

THIS SHEET OF EN GINEER ING DR AWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED B Y OR D ISCLOS ED T O ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

1

C374

0.1U_0402_16V4Z

2

C1460

2

10U_0805_10V4Z

1

49

15

CAP

VCC2

General Purpose I/O Interface

EA Strap#/GPIO26/KSO17

24MHZ_OUT/GPIO19/WINDMON

Miscellaneous

NC62NC63NC64NC65NC66NC

67

ADP_EN

2006/10/26 2006/07/26

3

100

126

OUT0

GPIO2893GPIO2998GPIO3099GPIO31

GPIO32

OUT1/IRQ8#

OUT7/SMI#

OUT8/KBRST

OUT9/PWM2
OUT10/PWM0
OUT11/PWM1

GPIO01
GPIO02

GPIO03
GPIO04/KSO14
GPIO05/KSO15

GPIO07/PWM3

GPIO08/RXD
GPIO09/TXD

GPIO11/AB2A_DATA

GPIO12/AB2A_CLK

GPIO13/AB2B_DATA

GPIO14/AB2B_CLK
GPIO15/FAN_TACH1
GPIO16/FAN_TACH2

GPIO17/A20M

GPIO20/PS2CLK
GPIO21/PS2DAT

GPIO24/KSO16

GPIO27

AB1A_DATA

AB1A_CLK

AB1B_DATA

AB1B_CLK

PGM Strap/GPIO25

CLOCKI

32KHZ_OUT/GPIO22

RESET_OUT#/GPIO06

PWRGD

VCC1_PWRGD

TEST PIN

DMS_LED#/GPIO10

BAT_LED#

PWR_LED#/8051TX

FDD_LED#/8051RX

KBC1070_VTQFP128

1

C375

0.1U_0402_16V4Z

2

KBC_PWR_ON

124

GREEN_BATLED#

125

LAN_RST#

123

KBRST#

122

INV_PWM

121

FAN_PWM

120

CHGCTRL

118

FWP#

107

ON/OFFBTN_KBC#

79

LOW_BAT#

80

KSO14

81

KSO15

83

PM_RSMRST#

85

EC_GPIO8

86

EC_GPIO9

87

BATCON

88
89

EC_GPIO13

90
91

PCI_SERR#

92

THM_MAIN#

101

A20M

102

NUM_LED#

103

SLP_S3#

105
4

MODE

74

SMB_EC_DA1

111

SMB_EC_CK1

112

AB1B_DATA

109

AB1B_CLK

110

PGM

73

EA#

108

CLK_14M_KBC

59

32K_CLK

75

PM_POK

60

PWR_GD

78

VCC1_PWRGD

77

EC_GPIO19

61

TEST

69

Pin52 250 -- XOSEL

EC_WL_LED#

116

AMBER_BATLED#

113

STB_LED#

115

CAPS_LED#

114

PGM

NO SHORT PADS

FWP#

TEST

EA#

Compal Secret Data

Deciphered Date

1

C376

0.1U_0402_16V4Z

2

R2238 0_0402_5% WLAN@
R2268 0_0402_5%

R2239 0_0402_5%
R2240 0_0402_5%

R2246 0_0402_5%
R362 0_0402_5%

R364 0_0402_5%

Pin83 250 -- nEA ( pull up !! )

MODE

PGM

FWP#

1 2

1 2
1 2

1 2
1 2

1 2
1 2

1 2

1 2

R366 300_0402_5%

R377

J4

2

1

C377

4.7U_0805_10V4Z

2

KBC_PWR_ON <37>
GREEN_BATLED# <31>

LAN_RST# <20>
INV_PWM <17>

FAN_PWM <4>
CHGCTRL <36>

ON/OFFBTN_KBC# <32>
LOW_BAT# <20>

PM_RSMRST# <20,24>

BATCON <36>

LID_SW# <17,32>
PCI_SERR# <18,24>
THM_MAIN# <41>

CLK_14M_KBC <15>
PM_POK <7,20>

PWR_GD <33,34,40,42>
VCC1_PWRGD <31,34>

EC_WL_LED# <31>
AMBER_BATLED# <31>
STB_LED# <25,31,32>
CAPS_LED# <25,31>

R372

1 2

10K_0402_5%@

R375

1 2

1K_0402_5%@

1 2

1K_0402_5%@

R379

1 2

1K_0402_5%

R380

1K_0402_5%@

R381

1K_0402_5%@
R382

1K_0402_5%

2

02/14 Reserve R2268 for OCP#

WL_BTN# <31,32>

OCP# <4,20,42>
WL_LED_EC# <25>

4C#_6C8C <42>
LID_OUT# <20>

+3VL

12

R353
10K_0402_5%

ENABLT <9,17>

ADP_PRES <36,37,42>

12

+3VL

21

GATEA20 <19>

Pin1 250 -- TEST Pin ( NC !! )
Pin57 250 -- MODE

Pin56 250 -- PGM
Pin58 250 -- 32KHz_OUT
Pin49 250 -- Reset Out

Pin82 250 -- nFWP

1 2

CH751H-40_SC76

NUM_LED# <25,31>
SLP_S3# <20,33,39>

DISPLAYOFF# <17>

EAPD# <26,28>

SMB_EC_DA1 <41>
SMB_EC_CK1 <41>

A_SD# <28>

R62 250@

12

R2220
10K_0402_5%

R2245 10_0402_5%

D23

2 1

CH751H-40_SC76

R359

10K_0402_5%

D24

Pin91 250 -- nDMS_LED

2/08 Delete NU M_LED# Double PU

R374 100K_0402_5%

+3VL

+3VL

1. For normal operation:

Un-install R377,R379

2. For KBC internal ROM flash:

12

12

12

Install R377,R379

1 2

R376 100K_0402_5%

1 2

03/10 BOM delete

、

R2273 R2274(SM
leakage issue)

Title

Size Document Number Rev

Date: Sheet

1

BIOS debug port
Place under KB area

+3VL

VCC1_PWRGD
EC_GPIO9

EC_GPIO8

D22

21

CH751H-40_SC76

KB_RST# <19>

LID_SW#

EC_GPIO13

02/07 Delete T HM _MAIN# double PU

SMB_EC_CK1
SMB_EC_DA1
AB1B_DATA
AB1B_CLK

@

CLK_14M_KBC

FWP# PM_POK

VCC1_PWRGD
NUM_LED#
STB_LED#
CAPS_LED#

For KBC debugging used.

SC

EC_GPIO8

32K_CLK

EC_GPIO19

EC_GPIO9

02/27 Add PD resister

4.7K_1206_8P4R_5%

R365

1 2

10_0402_5%

R369

@

1 2

10K_0402_5%

+3VL

R2273

@

4.7K_0402_5%
R2274

@

4.7K_0402_5%

R2275

@

4.7K_0402_5%

R2276

@

4.7K_0402_5%

JP22

1
2
3
4
5
6

ACES_85201-0602

CONN@

R2253

1 2

10K_0402_5%

R357

1 2

100K_0402_5%

RP32

1 8
2 7
3 6
4 5

C378

@

1 2

10P_0402_25V8K

JP23

1
2
3
4
5
6

ACES_85201-0602

CONN@

12

12

12

12

Compal Electronics, Inc.

LPC47N1021

LA-3491P

1

of

30 47Tues day, March 20, 2007

+3VS

+3VL

+3VL

0.5

5

4

3

2

1

BIOS ROM

If use Sys tem SPI ROM, R2217 should be placed If use LP C Debug
Port , R2 217 should be delete, and R2216 must pull high

+3VALW

D D

R384

1 2

3.3K_0402_5%

R385

1 2

3.3K_0402_5%

SPI_WP#

SPI_HOLD#

SPI_CS#

SPI_CS#<20>
SPI_CLK<20>

SPI_SI<20>

1 2

SPI_CLK
SPI_SI

LPC Debug Port

C C

NUM_LED#

B B

Connect pin3 & 23
together and pin 24
to GND in 6/29.

R2217

0_0402_5%

+3VL

12

R741

+3VALW

100K_0402_5%

CLK_33M_LPC<15>

LPC_FRAME#<19,25,30>

STB_LED#<25,30,32>
CAPS_LED#<25,30>
NUM_LED#<25,30>

VCC1_PWRGD<30,34>

1K_0402_5%

1 2

Add in 7/24.

PLT_RST#<7,18,20,22,24,25,30>

LPC_AD0<19,25,30>
LPC_AD1<19,25,30>
LPC_AD2<19,25,30>
LPC_AD3<19,25,30>

0.1U_0402_16V4Z

R2216

@

02/06 change Battery LED to +3VL

A A

AMBER_BATLED#<30>

GREEN_BATLED#<30>

5

Battery LED

19-22UYSYGC/S530-A2/TR8_ G/Y

AMBER_BATLED#

GREEN_BATLED#

+3VALW

1

C385

2

U21

SPI_WP#
SPI_HOLD#

8

VCC

3

W

7

HOLD

1

S

6

C

5

D

4

VSS

2

Q

SST25LF080A_SO8-200mil

Change from +3VL to +3VS. 6/9

Removed +3VS. 6/13

B+

JP27

1

Ground

2

LPC_PCI_CLK

3

Ground

4

LPC_FRAME#

5

+V3S

6

LPC_RESET#

7

+V3S

8

LPC_AD0

9

LPC_AD1

10

LPC_AD2

11

LPC_AD3

12

VCC_3VA

13

PWR_LED#

14

NUM_LED#

SPI_CLK
SPI_CS#
SPI_SI
SPI_SO
SPI_HOLD#

CAPS_LED#

15

NUM_LED#

16

VCC1_PWRGD

17

SPI_CLK

18

SPI_CS#

19

SPI_SI

20

SPI_SO

21

SPI_HOLD#

22

Reserved

23

Reserved

24

Reserved

ACES_87216-2404_24P

CONN@

Charge LED

+3VL +3VL

12

R390

200_0402_5%

D27

4

12

R391
200_0402_5%

21

34

GREENAMBER

02/06 change XMIT_OFF#

R386
47_0402_5%

SPI_SOSPI_SO_L

1 2

R1291 place cloe to U66

SPI_SO <20>

XMIT_OFF#

01

LED

10

XMIT_OFF#<20,25>

*WLAN LED Control note

WLAN have 3 ways control , the table list
componet must be stuff

WLAN Card

1

XMIT_OFF#

2

EC control

3

R2263

R388BQ47

、

R2270 R22

71 R2272

、

WL ON/OFF

+3VS

WLAN14@

R735

10K_0402_5%

WL_BTN#<30,32>

Security Classification

Issued Date

THIS SHEET OF EN GINEE RING D RAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED B Y OR D ISCLOS ED T O ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

3

WL_BTN#

1

SF10402ML080C_0402@

2

2006/10/26 2006/07/26

Compal Secret Data

WLAN14@

1BT002-01210_4P

3
4

D34

Deciphered Date

SW1

5

1
2

6

2

Wireless LED

BLUE

S LED HT-170NBQA 0805 BLUE

XMIT_OFF#

R388

@

100K_0402_5%

POWER LED

Title

Size Document Number Rev

Date: Sheet

+3VS

R383
27_0402_5%

WLAN14@

1 2
21

D25

WLAN14@

R2272

1 2

0_0402_5%

13

D

Q47

@

2

RHU002N06_SOT323

G

S

02/26 Add R2272 for EC
output and driver WLAN LED

1 2

CAP LED

CAPS_LED#

17-21SYGC/S530-E1/TR8_GRN

17-21SYGC/S530-E1/TR8_GRN

BIOS ROM/PS2/LED/SW

D26

21

GREEN

+3VALW

D28

14@

STB_LED#

Compal Electronics, Inc.

LA-3491P

1

R389

1 2

200_0402_5%

12

R392
200_0402_5%

14@

21

GREEN

WL_LED# <25,32>

EC_WL_LED# <30>

of

31 47Tuesday, March 20, 2007

+3VS

0.5

POWER SWITCH

2

D29
SF10402ML080C_0402

SW3

14@

1BT002-01210_4P

3
4

5

@

1

1

2

6

ON/OFF#

Power button

+3VL

+3VL

12

R394

100K_0402_5%

ON/OFF#

C387

1U_0603_10V4Z

U22A

14

SN74LVC14APWLE_TSSOP14

P

1

O2I

G

1

7

2

R395

1 2

100K_0402_5%

1U_0603_10V4Z

C388

1

2

+3VL

12

R393
100K_0402_5%

ON/OFFBTN_KBC#

13

D

2

G

S

Q21

RHU002N06_SOT323

LID_SW

SPPB530600_4P

3
4

@

SW2

SPPB530600_4P

3
4

SW4

14@

2/16 Co lay for 14" assembly issue

ON/OFFBTN_KBC# <30>

+3VALW

R396

1 2

100K_0402_5%

1 2

D31

CH751H-40_SOD323

ON/OFFBTN#

1
2

1
2

LID_SW#

LID_SW#

ON/OFFBTN# <20>

T/P Board

+5VS

JP25

6
5
4
3
2
1

ACES_87151-06051

CONN@

100P_0603_50V8J

1

C386

0.1U_0402_16V4Z

2

C389

@

1

1

2

2

PSOT24C_SOT23@

EMI

C390

@

100P_0603_50V8J

TP_DATA
TP_CLK

3

D30

1

TP_DATA <30>
TP_CLK <30>

2

12/25

+3VALW

+3VS

ON/OFF#

STB_LED#<25,30,31>

WL_LED#<25,31>

WL_BTN#<30,31>

LID_SW#<17,30>

STB_LED#
WL_LED#
WL_BTN#
LID_SW# LI D _SW#_R

1 2

R397 1K_0402_5%

JP26

1
2
3
4
5
6
7
8

ACES_85201-0805_8P

CONN@

Security Classification

Issued Date

THIS SHEET OF EN GINEER ING DR AWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED B Y OR D ISCLOS ED T O ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

2006/10/26 2006/07/26

Compal Secret Data

Deciphered Date

Title

Size Document Number Rev

Date: Sheet

Compal Electronics, Inc.

ON_OFF/LID/TP

LA-3491P

32 47Tues day, March 20, 2007

of

0.5

A

B

C

D

E

1 1

C394

1 2

0.1U_0402_16V4Z

C395

+VCCP +1.5VS

+1.5VS

+5VALW to +5VS Transfer

S
S
S

G

RUNON

+5VS+5VALW

1
2
3
4

1

2

0.1U_0402_16V4Z

C401

1

C402
10U_0805_10V4Z

2

RHU002N06_SOT323

2 2

1

2

8
7
6

C398

5

10U_0805_10V4Z

U25

D
D
D
D

AO4422_SO8

+3VALW to +3VS Transfer

R399

330K_0402_5%

J5

SHORT PADS

SLP_S3

2

G

Q23

B+

12

1

2

12

13

D

S

8
7
6

C397

5

10U_0805_10V4Z

RUNON

U24

D
D
D
D

AO4422_SO8

12

R401
470_0402_5%

1

C403

0.01U_0402_25V7Z

2

1

S

2

S

3

S

4

G

+3VS+3VALW

10U_0805_10V4Z

1

C399

2

0.1U_0402_16V4Z

1

C400

2

1 2

0.1U_0402_16V4Z
C396

1 2

0.1U_0402_16V4Z

+VCCP+VCC_CORE

+1.8V

SLP_S5<29,38>

SLP_S5#<20,38>

RHU002N06_SOT323

SLP_S3<38>

SLP_S3#<20,30,39>

RHU002N06_SOT323

SLP_S5

SLP_S5#

Q22

SLP_S3

SLP_S3#

Q24

2

G

2

G

+5VALW

+3VL

12

R398
100K_0402_5%

13

D

S

12

R400
100K_0402_5%

13

D

S

3 3

Discharge circuit

+0.9V +1.5VS+1.8V

12

R403
470_0402_5%

13

1 2

R409 0_0402_5%@

SLP_S3

1 2

R410

4 4

0_0402_5%

2

G

D

S

Q25
RHU002N06_SOT323

RHU002N06_SOT323

12

R404
470_0402_5%

13

D

2

G

Q26

S

RHU002N06_SOT323

+2.5VS

12

R406
470_0402_5%

13

SLP_S3 SLP_S3 SLP_S3

D

2

G

Q28

S

RHU002N06_SOT323

Security Classification

Issued Date

THIS SHEET OF EN GINEER ING DR AWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

A

B

MAY BE USED B Y OR D ISCLOS ED T O ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

C

+3VS

12

R402
470_0402_5%

13

D

2

G

Q29

S

2006/10/26 2006/07/26

PWR_GD <30,34,40,42>

2

G

Q30

RHU002N06_SOT323

Compal Secret Data

Deciphered Date

+5VS

12

470_0402_5%

13

D

S

R407

SLP_S3SLP_S5SLP_S5

2

G

Q31

RHU002N06_SOT323

D

12

R408
470_0402_5%

13

D

S

Title

Size Document Number Rev

Date: Sheet of

Compal Electronics, Inc.

DC/DC Circuits

LA-3491P

33 47Tues day, March 20, 2007

E

0.5

R2241

1K_0402_5%

+VCCP

+3VL

12

R414
10K_0402_5%

13

D

2

Q33

G

RHU002N06_SOT323

S

VCC1_PWRGD

3

VCC1_PWRGD <30,31>

R413

330_0402_5%

2

B

12

R419

+3VS

1 2

C

Q40

MMBT3904_SOT23

E

3 1

+5VS

3

12

R418
180K_0402_5%

1

C407

0.1U_0402_16V4Z

2

14

U22B

P

O4I

G

SN74LVC14APWLE_TSSOP14

7

+3VL

14

U22E

P

11

O10I

G

SN74LVC14APWLE_TSSOP14

7

1 2

47K_0402_5%

1

2

R415

C406

0.1U_0402_16V4Z

+3VL+3VL

14

U22C

P

5

O6I

G

SN74LVC14APWLE_TSSOP14

1

7

C404

0.1U_0402_16V4Z

2

13

D

2

G

S

Q35
RHU002N06_SOT323

D32

CH751H-40_SOD323

1 2

J6

1 2

SHORT PADS

+3VS

12

R417

@

10K_0402_5%

PWR_GD

PWR_GD <30,33,40,42>

+3VL

12

R416
100K_0402_5%

1

C405

0.1U_0402_16V4Z

2

+3VL

+3VL

14

U22D

P

9

O8I

G

SN74LVC14APWLE_TSSOP14

7

TCM809TENB_SOT23-3

1

VDD

GND

2

@

RESET#

U32

+3VS

R2242

330_0402_5%

1 2

2

B

E

C

Q41
MMBT3904_SOT23

3 1

560K_0402_5%

1 2

02/07 Reserv e R E SE T IC U32 for VCC1_PWRGD

+1.5VS

R420

1K_0402_5%

VCCP_POK<39>

1 2

R2243

@

0_0402_5%

330_0402_5%

1 2

R421

1 2

1

C

2

B

E

3

12/27

+2.5VS+2.5VS

R422

330_0402_5%

2

B

Q38
PMST3904_SOT323

1 2
1

C

Q37

E

PMST3904_SOT323

3

+3VL

14

U22F

P

13

O12I

G

SN74LVC14APWLE_TSSOP14

7

2

G

13

D

Q36
RHU002N06_SOT323

S

2

G

+3VS

12

R2244
10K_0402_5%

13

D

Q42
RHU002N06_SOT323

S

VCCP_ON <39>

12/27

1

CF1

1

FM1

H1
HOLEA

1

H15
HOLEA

CF7

1

H7
HOLEA

1

H21
HOLEA

CF8

CF9

CF10

1

1

1

H9
HOLEA

1

H24
HOLEA

H14
HOLEA

1

H26

H25

HOLEA

HOLEA

1

1

1

H8
HOLEA

1

H23
HOLEA

1

1

CF3

1

FM3

H3
HOLEA

1

H17
HOLEA

CF4

1

1

1

FM5

H5
HOLEA

1

H19
HOLEA

FM6

1

H6
HOLEA

1

H20
HOLEA

1

1

FM4

1

1

H4
HOLEA

1

H18
HOLEA

1

1

CF2

1

FM2

1

1

H2
HOLEA

1

H16
HOLEA

1

1

CF6

CF5

12/27

Security Classification

Issued Date

THIS SHEET OF EN GINEER ING DR AWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED B Y OR D ISCLOS ED T O ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

2006/10/26 2006/07/26

Compal Secret Data

Deciphered Date

Title

Size Document Number Rev

Date: Sheet

Compal Electronics, Inc.

POK CKT

LA-3491P

34 47Tues day, March 20, 2007

of

0.5

A

1 1

B

C

D

12

PR3
15K_0402_5%

VIN

2 2

5

6

123

3

4

ADPIN

1

2

4

PCN1
SINGATRON_2DC_S736I201

100P_0402_50V8J

3 3

SMB3025500YA_2P

12

PC2

PL1

1 2

12

PC3
1000P_0402_50V7K

12

PC5

12

1000P_0402_50V7K

PC4

100P_0402_50V8J

4 4

Security Classification

Issued Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SE CRET INFOR MATI ON. THIS SHEET MAY NOT BE TRANSF ERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

A

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

B

2006/10/26 2006/07/26

Compal Secret Data

Deciphered Date

C

Title

Size Document Number Rev

Custom

Date: Sheet

DC CONN

LA-3491P

D

35 47Tuesday, March 20, 2007

of

A

B

C

D

B+

3
2
16

PC8

BATCON <30>

PR26

1 2

1M_0402_5%

P2

12

PC107

47_1206_5%

0.1U_0603_25V7K

1 2

8

PU2A

P

1

O

G

LM393DG_SO8

4

PR38

1 2

60.4K_0402_1%

4

REF

5

ANODE

LMV431ACM5X_SOT23-5

P2

12

0.1U_0603_16V7K

1 2

ADP_PRES

PR17

1 2

191K_0402_1%

P2

CATHODE

PQ4
FDS4435BZ_SO8

3
2
1 6

12

PR7
200K_0402_5%

PR14
150K_0402_5%

PR16

0_0402_5%

PR31

@0_0402_5%

12

PU3

3
2

NC

1

NC

4

12

12

PC13

1U_0603_10V6K

PD6

1.24VREF

PR20

1 2

VIN

12

PR29
10K_0402_1%

12

8
7

5

PR9

0.015_2512_1%

1 2

12

PR11
100_0402_1%

12

PR12
100_0402_1%

1 2

PC11

1U_0603_6.3V6M

SE_ConPWR­SE_ConPWR+

PR18

+3VLP

BQ24703VREF

12

PR21

12

12

137K_0402_1%

PC19

1U_0603_6.3V6M

PR24

3.2V

12

PR36
10K_0402_5%

RLZ4.3B_LL34

Security Classification

Issued Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPER TY OF COMPAL ELECTRONICS, INC . AND CONTAINS CONFIDENT IAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CU STODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INF ORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOU T PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

100K_0402_5%

100K_0402_1%

12

PC17

4.7U_0805_6.3V6K

32.4K_0402_1%

150P_0402_50V8J

ADP_PRES

12

PC20

VIN P4

1 1

PR5

47K_0402_5%

12

PC7

1 2

PR10

47K_0402_1%

1 2

2 2

+3VL

12

PC158

0.047U_0402_16V7K

CHGCTRL

1000P_0402_50V7K

3 3

PC157

1 2

PR248

1 2

1K_0402_5%

12

PR249

470K_0402_5%

2

G

12

PD18

RLS4148_LLDS2

PR250

1 2

470K_0402_5%

13

D

PQ45
RHU002N06_SOT323-3

S

+3VL

5

1

PU17

P

NC

4

A2Y

G

SN74LVC1G14DCKR_SC70-5

3

47P_0402_50V8J

2

13

D

2

G

PQ8

S

RHU002N06_SOT323-3

ADP_PRES

PR251

1K_0402_5%

1 2

ADP_PRES

13

DTC115EUA_SC70-3

PR15

1 2

3K_0402_5%

+3VL

5

2

P

A

1

B

G

74LVC1G86GW_SOT353-5

3

PQ6

PU18

Y

2

4

VIN

PR30

12

PR34

PC22

0.047U_0402_16V7K

4 4

A

PC168

PQ3
FDS4435BZ_SO8

8
7

5

PQ5

DTA144EUA_SC70-3

1 3

13

D

2

G

S

+3VL

5

1

PU19

P

NC

4

A2Y

G

SN74LVC1G14DCKR_SC70-5

3

12

133K_0603_1%

PR33

2.15K_0402_1%

1 2

12

10K_0603_0.1%

12

12

PC25

22P_0402_50V8J

@10U_0805_6.3V6M

4

PQ10
RHU002N06_SOT323-3

CHGCTRL

PR60

3

+

2

-

B

PR256

0.015_2512_1%

1 2

PL2

FBM-L11-322513-151LMAT_1210

1 2

PU1

8

ACN

9

ACP

26

ACDET

5

ENABLE

28

ACSEL

19

ALARM

2

SRSET

3

ACSET
ACPRES27VHSP

13

IBAT

4

VREF

7

COMP

10

NC1

11

NC2

BQ24703_QFN28

12

PR25
150_0402_1%

12

12

PC21

4.7U_0805_10V6K

ADP_PRES <30,37,42>

C

12

PC9

25

ACDRV#

22

VCC

21

PWM#

16

SRP

15

SRN

12

BATP

24

BATDRV#

18

VS

20
29

GND

6

BATSET

1

BATDEP

17

GND

23

NC4

14

NC3

Compal Secret Data

P5

12

10U_1206_25V6M

RLZ16B_LL34

DH_CHG
SE_CHG+
SE_CHG-

Deciphered Date

PC10

4.7U_1206_25V6K
PD3

+3VLP

12

PC23

@100P_0402_50V8J

PQ2
FDS4435BZ_SO8

3
2
1 6

12

PC12

2 1

12

PR28

100K_0402_5%

12

PR35

@75K_0402_1%

12

PR39

@15K_0402_1%

4

1U_0805_25V4Z

CHG_B+

PR13

0_0402_5%

12

PC24

8
7

5

12

BATT

12

PR27
604K_0603_0.1%

12

PR32
10K_0603_0.1%

12

PR37
47K_0603_0.1%

12

PR156

470P_0402_50V7K

17.4K_0603_0.1%

578

12

PD5
EC31QS04

BATT

PR6

1 2

47K_0402_5%

PR153
100K_0402_5%

+3VLP

ADP_PRES

2

PQ31

RHU002N06_SOT323-3

16

243

PQ9
FDS4435BZ_SO8

LX_CHG

1 2

16UH_SIL104R-160PF_3.6A_30%

CV=16.8V (4/8 CELLS LI-ION)
=12.6V (6 CELLS LI-ION)
CC=1.54A (4 CELLS LI-ION)
=3A (6/8 CELLS LI-ION)

PR154

100K_0402_5%

13

D

PQ33

2

G

RHU002N06_SOT323-3

S

Title

Size Document Number R e v

Custom
Date: Sheet

13

D

12

G

PL3

12

13

D

S

PQ32

2

RHU002N06_SOT323-3

G

S

13

D

S

PR19

0.015_2512_1%

1 2

12

PR22

3K_0402_1%

PC18

1 2

0.1U_0402_16V7K

+3VALW

12

PR155
47K_0402_5%

"Lo": 4/8 CELLS LI-ION

2

G

"Hi": 6 CELLS LI-ION

PQ34

RHU002N06_SOT323-3

12

Compal Electronics, Inc.

Charger

Tuesday, March 20, 2007

D

12

PC14

PR23

3K_0402_1%

BATT

12

PC15

10U_1206_25V6M

4.7U_1206_25V6K

Batt _Det <41>

of

VIN

4736

A

B

C

D

E

PC26

D2
D2
G1
S1/A

0.1U_0603_25V7K

0.1U_0603_50V4Z

PQ11

G2
D1/S2/K
D1/S2/K
D1/S2/K

2VREF_1999

VL

PR56

499K_0603_1%

1 2

DH_5V_B

8
7
6
5

LX_5V<42>

1 2

2VREF_1999

MAINPW O N

12

12

PC41

0.047U_0603_16V7K

BST_5V_B

PR40

0_0402_5%

1 2

PR50

0_0402_5%

PR51

1 2

@0_0402_5%

1 2

PR53

@10K_0402_5%

2VREF_1999

MAINPWON <41>

D

S

PR42
0_0402_5%

1 2

BST_5V

14

DH_5V

16

LX_5V

15

DL_5V

19
21

12

12

PR244

1 2

300K_0402_5%

12

PQ13

13

2

G

RHU002N06_SOT323-3

13

D

S

2

3

PD7
CHP202UPT_SOT323-3

1

B++

VL

1

PC35

2

4.7U_0805_10V4Z

18

BST5
DH5
LX5

DL5
OUT5
FB5
N.C.

SHDN#
ON5
ON3

SKIP#
REF

20

LD05

GND

23

PC40

9
1

6
4
3

8

PC39

PU4

0.22U_0603_10V7K

VL

PR59
100K_0402_5%

2

G

PQ14

RHU002N06_SOT323-3

BST_3.3V_B

VL

PR41

1 2

12

0.1U_0603_50V4Z

PC33

13

17

V+

ILIM3

TON

VCC

ILIM5
BST3

DH3

DL3
LX3

OUT3

FB3

PGOOD

PRO#

LDO3

10

25

+3VLP

1

PR57
0_0402_5%

2

1 2

4.7U_0805_10V4Z

ADP_PRES <30,36,42>

12

PC30

0.1U_0603_16V7K

47_0402_5%

2VREF_1999

12

PC34

PR44
0_0402_5%

1 2

1U_0805_16V7K

5

1 2

11

BST_3.3V

28

DH_3.3V

26

DL_3.3V

24

LX_3.3V

27
22

7
2

MAX8734AEEI+_QSOP28

13

D

2

G

PQ15

S

RHU002N06_SOT323-3

0_0402_5%

PR45

1 2

PR47

1 2

@499K_0402_1%

PR48

@499K_0402_1%

1 1

B+

2 2

PL4

FBM-L11-322513-151LMAT_1210

12

B++

12

12

PC28

10U_LF919AS-100M-P3_4.5A_20%

PC29

10U_1206_25V6M

2200P_0402_50V7K

PL5

1
2
3
4

SP8K10S-FD5_SO8

12

+5VALWP

PC36

150U_D2_6.3VM

3 3

PR49

1

1 2

1 2

@10.2K_0402_1%

PR54

0_0402_5%

+

2

B++

12

PR52

47K_0402_5%

12

PC37

PC27

0.1U_0603_50V4Z

1 2

B++

12

PR43
0_0402_5%

1 2

PR46

0_0402_5%

1 2

KBC_PWR_ON <30>

12

PC31

PC32

2200P_0402_50V7K

4.7U_1206_25V6K

PQ12

1

D2

2

D2

3

G1

4

S1/A

SP8K10S-FD5_SO8

8

G2

7

D1/S2/K

6

D1/S2/K

5

D1/S2/K

DH_3.3V_B

10U_LF919AS-100M-P3_4.5A_20%

1 2

1 2

PL6

PR55

@3.57K_0402_1%

PR58

0_0402_5%

12

+3VALWP

1

+

PC38
220U_6.3VM_R15

2

4 4

Security Classification

Issued Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

A

B

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

2006/10/26 2006/07/26

C

Compal Secret Data

Deciphered Date

Title

Size Document Number Rev

D

Date: Sheet

Compal Electronics, Inc.

3.3VALWP / 5VALWP

Tuesday, March 20, 2007

E

of

4737

5

PL15

FBMA-L11-322513-151LMA50T_1210

B+

12

PC116
680P_0402_50V7K

D D

SLP_S5#<20,33>

SLP_S4#<20>

C C

1 2

0_0402_5%

1 2

@0_0402_5%

PR246

PR247

1.8V_B+

12

12

12

PC43

2200P_0402_50V7K

PC44

10U_1206_25V6M

PR159

470K_0402_5%

12

1U_0603_10V6K

@2200P_0402_25V7K

PC121

12

12

10_0402_5%

PR157

PC120

1000P_0402_50V7K

4

12

PR158

1M_0402_5%

PC118

12

PR245

100K_0402_5%

1
2
3
4

PU11

VOUT
VCCA
FB
PGD

12

12

17

TP

15

16

TON

EN/PSV

NC5VSSA

6

14

12

+5VALW

21

PD14

1SS355_SOD323-2

BOOT_1.8V

PR161

1 2

0_0402_5%

13

NC

BST

12

DH

11

LX

10

ILIM

9

VDDP

PGND7DL

SC411MLTRT_MLPQ16_4X4

8

PR163

1 2

27K_0603_0.1%

1 2

PC123
33P_0402_50V8J

PR164
10K_0603_0.1%

LX_1.8V

PR162

1 2

16.9K_0402_1%

12

BOOT1_1.8V

PC122
1U_0603_10V6K

3

1 2

PC119

0.1U_0402_16V7K

UG_1.8V

LG_1.8V

578

3 6

578

3 6

241

241

PQ16
FDS8884_SO8

PQ17
FDS6690AS_NL_SO8

2

PL7

3.3UH_PCMC063T-3R3MN_6A_20%

1 2

12

PR252
@4.7_1206_5%

12

PC159

@680P_0603_50V7K

+3VS

12

PC50

1U_0603_10V6K

1

+

PC42

2

APL5508-25DC-TRL_SOT89-3

2

12

PC45

0.1U_0402_16V7K

220U_V_4VM_R25M

(500mA,40mils ,Via NO.= 1)

PU6

IN

OUT

GND

1

12

PC46

0.1U_0402_16V7K

3

1

+1.8VP

12

+2.5VSP

PC51

4.7U_0805_6.3V6K

12

PR260
@150_1206_5%

B B

+1.8V

PU7

VIN1VCNTL

12

PC58

12

0.1U_0402_16V7K

2

GND

3

VREF

4

VOUT

G2992F1U_SO8

PC59
10U_1206_6.3V7K

12

12

PC55

PJP1

+5VALWP

+3VALWP

+1.8VP

A A

+1.05V_VCCP

+1.5VSP

+0.9VP

1 2

PAD-OPEN 4x4m
PJP3

1 2

PAD-OPEN 4x4m
PJP4

1 2

PAD-OPEN 4x4m
PJP5

1 2

PAD-OPEN 4x4m
PJP6

1 2

PAD-OPEN 4x4m
PJP7

1 2

PAD-OPEN 3x3m

5

(4.5A,180mils ,Via NO.= 9)

+5VALW

(3A,120mils ,Via NO.= 6)

+3VALW

(7A,280mils ,Via NO.= 14)

+1.8V

(6A,240mils ,Via NO.=12)

+VCCP

(4A,160mils ,Via NO.=8)

+1.5VS

(2A,80mils ,Via NO.= 4)

+0.9V

+2.5VSP

+3VLP +3VL

PJP2

1 2

PAD-OPEN 3x3m

PJP8

2 1

PAD-OPEN 2x2m

PJP9

1 2

B+

PAD-OPEN 4x4m

4

(500mA,40mils ,Via NO.= 1)

+2.5VS

(100mA,20mils ,Via NO.= 1)

P5

SLP_S5<29,33>

SLP_S3<33>

Security Classification

Issued Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETAR Y PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CU STODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INF ORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITH OUT PRIOR WRITTEN CONSEN T OF COMPAL ELECTRONICS, INC.

3

10U_0805_10V4Z

@0_0402_5%

0_0402_5%

2006/10/26 2006/07/26

1 2

PR255

RHU002N06_SOT323-3

1 2

PR75

12

PC60
@0.1U_0402_16V7K

PQ18

12

PC56

PR73

1K_0402_1%

@10U_0805_10V4Z

12

PR74

13

D

2

G

1K_0402_1%

S

Compal Secret Data

Deciphered Date

2

6
5

NC

7

NC

8

NC

9

TP

+0.9VP

Title

Size Document Number R e v

Date: Sheet

+5VALW

12

PC57
1U_0603_16V6K

Compal Electronics, Inc.

1.8VP/0.9VSP/2.5VSP

LA-3491P

1

38 47Tuesday, March 20, 2007

0.5

of

5

D D

4

3

2

1

25

10
11
12

PC127

B+++

75K_0402_1%

1 2

PU12

P PAD

7

PGOOD2

8

EN2

9

VBST2
DR VH2
LL2
DR VL2

PR176

15K_0402_1%

1 2

12

PR166

PR169

0_0402_5%

5

6

VO2

PGND2

14

13

PR179

3.3_0402_5%

VFB2

TRIP2

1 2

4

3

GND

TONSEL

V5FILT

V5IN

15

16

12

12

4.7U_0805_10V6K

75K_0402_1%

1 2

2

VFB1

TRIP1

17

12

PC128

PR167

1

VO1

PGOOD1

EN1

VBST1

DR VH1

LL1

DR VL1

PGND1

TPS51124RGER_QFN24_4x4

18

PR177
18K_0402_1%

29.4K_0402_1%

24
23
22

UG_1.05V

21
20
19

+5VALWP

PR168

1 2

BST_1.05V

LX_1.05V

LG_1.05V

12

PC163
@0.022U_0603_25V7K

12/29

12

PC129
@1000P_0402_50V7K

VCCP_POK <34>

PR173

0_0402_5%

UG1_1.05V

1 2

PR175

0_0402_5%

1 2

0.1U_0603_25V7K

1 2

@0_0402_5%

PR180

PC125

1 2

SLP_S3#

12/29

578

PQ20
FDS8884_SO8

3 6

241

2.2UH_PCMC063T-2R2MN_8A_20%

1 2

578

PQ35

FDS6690AS_NL_SO8

3 6

241

VCCP_ON <34>

PL9

4.7U_0805_6.3V6K

PC72

+1.05V_VCCP

1

12

+

2

12

12

PC61

@2200P_0402_50V7K

PC71

220U_6.3VM_R15

PC62

10U_1206_25V6M

PL8

FBMA-L11-322513-151LMA50T_1210

+1.5VSP

1 2

1

+

PC73

2

220U_6.3VM_R15

12

PC63

@2200P_0402_50V7K

PL10

3.3UH_SIQB74-3R3RF_4.8A_30%

PC74

4.7U_0805_6.3V6K

1 2

12

PC64

4.7U_1206_25V6K

12

1
2
3
4

SLP_S3#<20,30,33>

PQ19

D2
D2
G1
S1/A

SP8K10S FD5 2N SOP8

D1/S2/K
D1/S2/K
D1/S2/K

8

G2

7
6
5

0.1U_0402_16V7K

UG1_1.5V

PR178
10K_0402_5%

PR170

0_0402_5%

1 2

PR174

12

12

PC126

0_0402_5%

1 2

12

PC124

0.1U_0603_25V7K

LG_1.5V

PR165

73.2K_0402_1%

1 2

PR171

1 2

0_0402_5%

BST_1.5V

UG_1.5V

LX_1.5V

1U_0603_10V6K

B+

C C

B B

A A

Security Classification

Issued Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

5

4

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

2006/10/26

3

Compal Secret Data

Deciphered Date

Title

Size Document Number Rev

Custom

2

Date: Sheet

1.05VSP/1.5VSP

1

0.5

39 47Tuesday, March 20, 2007

of

5

D D

@470KB_0402_5%_ERTJ0EV474J

PH2

12

CPU_VID0<5>
CPU_VID1<5>
CPU_VID2<5>
CPU_VID3<5>
CPU_VID4<5>
CPU_VID5<5>
CPU_VID6<5>

C C

DPRSLPVR<7,20>
H_DPRSTP#<4,19>

H_PSI#<5>

12

PR184 0_0402_5%

12

PR186 0_0402_5%

12

PR188 0_0402_5%

12

PR189 0_0402_5%

12

PR190 0_0402_5%

12

PR192 0_0402_5%

12

PR193 0_0402_5%

PR194 71.5K_0402_1%

1 2

PC138 470P_0402_50V8J

1 2

PC139 0.22U_0603_16V7K

1 2

PR196 499_0402_1%

1 2

PR197 0_0402_5%

1 2

PR198 0_0402_5%

+3VS

12

12

PR212
@10K_0402_5%

PC149

0.1U_0402_16V7K

1 2

PR204
2K_0402_1%

1 2

PR214 @0_0402_5%

1 2

PR215 10K_0402_5%

PR205

PR211

H_PROCHOT#<4>

1.91K_0402_1%

1 2

VGATE_INTEL<7,20>
CLK_ENABLE#<15>

PWR_GD<30,33,34,42>

12/29

B B

1 2

PR208 0_0402_5%

1 2

PR210 0_0402_5%

1 2

0_0402_5%

POUT

A A

PR183

13K_0402_5%

12

12

12

VCC

4

3

+5VS CPU_B+

12

PR182

12

PC131

200K_0402_5%

0.01U_0402_25V7K

BSTM1 CPU

PR181
10_0402_5%

1 2

PC136

1U_0603_16V6K

PC135

2.2U_0603_6.3V6K

1 2

PU13

19

Vcc

6

THRM

31

D0

32

D1

33

D2

34

D3

35

D4

36

D5

37

D6

7

TIME

9

CCV

11

REF

39

DPRSLPVR

40

DPRSTP

3

PSI

2

PWRGD

1

CLKEN

38

SHDN

5

VRHOT

4

POUT

MAX8770GTL+_TQFN40

VDD
TON

BST1

DH1

PGND1

GND
CSP1
CSN1

DH2

BST2

PGND2

CSP2
CSN2
GNDS

25
8

BST1_CPU

30
29
28

LX1

26

DL1

27

DH11_CPU
LX1_CPU

DL1_CPU

PR185 0_0402_5%

18

CSP1_CPU

17

CSN1_CPU

16

FB1_CPU

12

FB

CCI

LX2
DL2

CC1_CPU

10

DH2_CPU

21

BST2_CPU

20

LX2_CPU

22

DL2_CPU

24
23

CSP2_CPU

14

CSN2_CPU

15
13

TP

41

12

PC144

PC137

1 2

12

0.22U_0603_16V7K
PR187 2.2_0402_5%

1 2

5

PQ37

4

FDS6676AS_SO8

PR200 @3K_0603_1%

1 2

PR201 0_0402_5%

BSTM2 CPU

1 2

PR209

20K_0402_1%

PR202 3.65K_0402_1%

1 2

NTC

PR206
@3K_0603_1%

1000P_0402_50V7K

PR213

100_0402_5%

VSSSENSE<5>

VSSSENSE

1 2

1 2

PC145

0.22U_0603_16V7K

SI4684DY-T1-E3_SO8

PR216 2.2_0402_5%

5

PQ40

4

FDS6676AS_SO8

D8D7D6D

S1S2S3G

1 2

1 2

1 2

D8D7D6D

S1S2S3G

DL1_CPU

1 2

PR207

@3K_0603_1%

PQ39

DL2_CPU

5

D8D7D6D

PQ36

SI4684DY-T1-E3_SO8

S1S2S3G

4

5

D8D7D6D

PQ38

S1S2S3G

4

1 2

PC143

470P_0402_50V8J

5

4

5

4

2

12

PR253

FDS6676AS_SO8

12

PC160

12

PC142
4700P_0402_25V7K

D8D7D6D

S1S2S3G

12

D8D7D6D

PQ41

S1S2S3G

12

FDS6676AS_SO8

1

+

2

12

PC130

PC132

10U_1206_25V6M

47U 25V M 6.3X6 ESR0.44 CE-LX

PL17

0.36UH_PCMC104T-R36MN1R17_30A_20%

1 2

4.7_1206_5%

PR191

2.1K_0603_1%

1 2

3.48K_0402_1%

1 2

PR195

10KB_0603_5%_ERTJ1VR103J

1 2

PC140

680P_0603_50V7K

0.22U_0603_16V7K

1 2

PC141 @0.022U_0402_16V7K

1 2

PR203 100_0402_5%

12

12

PC147

PC146

10U_1206_25V6M

4.7_1206_5%

PR254

PC161

680P_0603_50V7K

10U_1206_25V6M

PR217

2.1K_0603_1%

1 2

PC148

2200P_0402_50V7K

1 2

PR218

3.48K_0402_1%

PL16

FBM-L11-322513-151LMAT_1210

12

12

PC133

10U_1206_25V6M

PC134

2200P_0402_50V7K

+VCC_CORE

NTC

PH3

1 2

VCCSENSE

CPU_B+

12

PL18

0.36UH_PCMC104T-R36MN1R17_30A_20%

1 2

NTC

PH4

1 2

10KB_0603_5%_ERTJ1VR103J

1 2

PC150 0.22U_0603_16V7K

1

12

+VCC_CORE

B+

12

PC162

1000P_0402_50V7K

VCCSENSE <5>

Compal Electronics, Inc.

Title

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

5

4

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITT EN CON SENT O F COMPAL ELECTRONICS, INC.

3

2

+CPU_CORE

Size Document Number Rev

Custom

Date: Sheet

0.5

of

40 47Tuesday, March 20, 2007

1

A

B

C

D

VMB

PCN2

6

1 1

2 2

BATT+

SMD
SMC

RES

TS

GND

TYCO_C-1746706_6P

EC_SMD

5

EC_SMC

4
3
2

1

100_0402_5%

PR139

Batt_Det <36>

PR136

12

@1K_0402_5%

PD10 @SM05_SOT23

3

1

2

PR137

210K_0402_1%

1 2

12

12

12

PR140
100_0402_5%

PR138
1K_0402_5%

+3VL

SMB_EC_DA1
SMB_EC_CK1

2

3

PD11

1

@SM24.TC_SOT23-3

THM_MAIN# <30>

PL14

HCB4532KF-800T90_1812

1 2

12

PC105
1000P_0402_50V7K

SMB_EC_DA1 <30>
SMB_EC_CK1 <30>

BATT

12

PC106

0.01U_0402_50V4Z

PH1 under CPU botten side :

CPU thermal protection at 90 +-3 degree C
Recovery at 47 +-3 degree C

+5VS

PR141

47K_0402_1%

1 2

3 3

12

CPU

PH1
10K_TH11-3H103FT_0603_1%

PR142

15K_0603_1%

1 2

+5VS

12

12

PC108

0.22U_0603_10V7K

4 4

PR144

2.55K_0603_1%

1 2

PR143

150K_0402_1%

PR145

150K_0402_1%

12

12

PC109

1000P_0402_50V7K

Security Classification

Issued Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SE CRET INFOR MATI ON. THIS SHEET MAY NOT BE TRANSFER ED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

A

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

B

8

PU2B

5

P

+

7

O

6

-

G

LM393DG_SO8

4

2006/10/26 2006/07/26

Compal Secret Data

+5VS

PR146
10K_0402_5%

1 2

Deciphered Date

C

MAINPWON <37>

13

D

G

PQ29
RHU002N06_SOT323-3

S

Title

Size Document Number Rev

Custom

Date: Sheet

Compal Electronics, Inc.

BATTERY CONN

LA-3491P

D

41 47Tuesday, March 20, 2007

of

2

5

4

3

2

1

+5VS

21

LX_5V <37>

12

PC154

+5VS

8

PU15A

3

P

+

2

-

G

LM393DG_SO8

4

0.027U_0402_16V7K

OCP# <4,20,30>

PR221

1 2

100K_0402_5%

1

O

1 2

PR233
604K_0603_1%

+5VS

CH751H-40PT_SOD323-2

12

PR224

10K_0402_5%

PD15

PD16

21

CH751H-40PT_SOD323-2

12

PC151

1U_0805_16V7K

12

PR229
10_0402_5%

+3VS

12

PR220
133K_0402_1%

12

PR234

80.6K_0402_1%

PR238

1 2

0_0402_5%

13

D

2

G

PQ43
RHU002N06_SOT323-3

S

21

12

10K_0402_5%

PR239

1 2

470K_0402_5%

PR222

8

PU14A

D D

PR225

1 2

0_0402_5%

1

12

PC153

1U_0805_50V4Z

C C

B+

0

3

P

+

2

-

G

LM358ADR_SO8

4

12

PR240
0_0402_5%

PR230

12

1 2

10K_0402_1%

0_0402_5%

P5

PR227

ADP_PRES<30,36,37>

PR226

1 2

6.81K_0402_1%

12

PC155

2.2U_0603_6.3V6K

1 2

PR228

100K_0603_0.5%

4

5

2

B

PR242

@124K_0402_1%

1 2

5

+

6

-

1 2

PC152

0.22U_0603_16V7K

PU16

REF

CATHODE

NC

ANODE

NC

LMV431ACM5X_SOT23-5

RHU002N06_SOT323-3

C

PQ44

@MMBT3904W_SOT323-3

E

3 1

8

PU14B

P

7

0

G

LM358ADR_SO8

4

3
2
1

<BOM Structu re>

RHU002N06_SOT323-3

PQ46

12

PR235

12

PR237

MMBT3906_SOT23-3

12

7.32K_0402_1%

PR257

6.98K_0402_1%

110_0603_1%

13

D

2

G

S

PQ47

PR258

1M_0402_5%

PR259

1M_0402_5%

D

S

PQ42

2

12

12

13

12

PR232

2K_0402_5%

E

3

B

1

2

G

12

C

12

PR236

3.9K_0402_5%

3.9K_0402_5%

4C#_6C8C <30>

PR223

330K_0402_5%

12

8

PU15B

5

P

+

7

O

6

-

G

LM393DG_SO8

4

PR231

1 2

0_0402_5%

PD17

@CH751H-40PT_SOD323-2

PWR_GD <30,33,34,40>

1

PR241

2

PC156

3900P_0402_50V7K

B B

A A

Security Classification

Issued Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

5

4

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

2006/10/26 2006/07/26

3

Compal Secret Data

Deciphered Date

Title

Size Document Number Rev

Custom

2

Date: Sheet

Compal Electronics, Inc.

ADP_OCP

42 47Tuesday, March 20, 2007

1

of

5

4

3

2

1

Version change list (P.I.R. List) Page 1 of 3

Reason for change PG# Modify List PhaseItem

D D

Reserve Disable TV-out power plane resistor Pag e 10

1

、

R2211 R2212

2

3

Disable TV-out follow datasheet Page 9

Change CPU and NB BCLK follow heavenly2.0 Pag e 15 CPU --->CPUCLKT0/C0

4

Change to 10k follow datasheet Page 9 Change R2211 R2212 to 10K_0402_5%

HW section

、

222 R2223 R2224 R2225 for Disable

Add R2221 R2
TV-out power plane

Add resistor to +1.5VS power
TVDAC_A(R2172) TVDAC_B(R2173) TVDAC_C(R2174)
TV_IREF(R57)BTVIRTNA TVIRTNB TVIRTNC(R2251)

、、、

、

、、、

、、

Date

01/02 DB2

01/02 DB2

01/02 DB2

01/02 DB2

NB --->CPUCLKT1/C1

Change Mini card CLK From SRC3 to SRC7 Page 15 Chang e to SRC7 01/02 DB2

5

CRT connector PCB footprint error Page 16

6

C C

+ENAVDD add a 100k Pull low follow datasheet Page 17 Add R 2247 to GND 01/02 DB2

7

LCDVDD enable timing Page 17 Change R1 59 to 47k C213 to 0.1u

8

Change AND gate that one gate one chip Page 18 Change U2 8(4 in 1) to U30 U31

9

10

Reserve EE PROM power plane +3VS Page 19

Change JP6 PCB Footprint form
SUYIN_070912FR015S207CR_15P to ALLTO_C10510-115A5-L_15P

、

、

Reserve R2230 for don't support wake up LAN
Reserve R2231 for support wake up LAN

01/02 DB2

01/02 DB2

01/02 DB2

01/02 DB2

11

12

B B

13

14

15

16

17

A A

18

19

Add R2213 and verify need or not

Change PCIE from port 1 to port 2 follow caymus

Reserve LAN_RST# that can fine tune from EC

Change R to RP , keep original design Page 20 Change to RP33 RP34

Reserve +3VS power plane for don't support wake up LAN

Reserve +3VALW power plane to verify HDA codec

Reserve +3VALW power plane support wake up LAN Page 23

Reserve +3VALW power plane support wake up LAN Page 24

Reserve 0 ohm resistor for SMSC1070 Page 30 Reserve R2238 R2239 R2240

5

？

4

Page 19 Add R2213 01/02 DB2

Page 20
Page 25

Page 20
Page 30

Page 21

Page 21

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPER TY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Change MINI Card PCIE from Port 1to Port2 01/02 DB2

Reserve R2233 for fine tune LAN_RST# timing 01/02 DB2

、

If R2237 --->support wake up LAN
If R2236 --->Don't support wake up LAN

If R2234 --->AC97 codec
If R2235 --->HD Codec

If L11 --->Don't support wake up LAN
If L20 --->Support wake up LAN

、

If L12 L13
If L21 L2

--->Don't support wake up LAN

、

2 --->Support wake up LAN

、、

3

2

01/02 DB2

01/02 DB2

01/02 DB2

01/02 DB2

01/02 DB2

01/02 DB2

Compal Electronics, Inc.

Title

HW PIR (1)

Size Document Number Rev

Custom

Date: Sheet

0.5

of

43 47Tuesday, March 20, 2007

1

5

4

3

2

1

Version change list (P.I.R. List) Page 2 of 3

Reason for change PG# Modify List PhaseItem

20

D D

Change POK circuit form PGOOD to VCCP_ON Page 34 Add R2244 Q42, and reserve R2243

21

LID_SW# add 10k pull high Page 30 Add R2253 for LID_SW# pull high 01/16 SI

22

Change use EAPD# to control Amp Shutdown Page 28 Reserve R2 198 and add R2252 pull high 01/16 SI

23

Change Battery LED power from +3VALW to +3VL Page 31 Change Batte ry LED power from +3VALW to +3VL 02/06 PV

24

XMIT_OFF# control error Page 31 Dele te Q46 02/06 PV

25

C C

Delete KSI PU, 1070 had internal PU Page 30 Delete RP29 RP30

26

Reserve SMSC 1070 VCC0 to +3VL,Add R2267 to GND Page 30 Reserve R22 66 to +3VL,Add R2267 to GND 02/07 PV

27

Change Codec Mix Resistor from 20k to 1k Page 28 Change R 2264 R2265 to 1K

28

Change LAN82562GT RBIAS resistor to 649 ohm Pag e 23 Change R274 to 649 ohm 02/07 PV

29

Page 31 Dele te Q20 01/02 DB2Wireless LED design issue

HW section

、

、

、

Date

01/02 DB2

02/07 P V

02/07 P V

30

THM_MAIN# Double pull high Page 30 Dele te R356 02/07 PV

31

B B

32

Change Hp series resistor to 60 ohm 0603 Page 28 Change R3 41 R343 to 60 ohm 0603

33

Reserve OCP# to EC GPIO29(pin 98) Page 30 Reserve R 2268 to EC GPIO29(pin98) 02/ 14 PV

34

、

35

HP MIC E

SD Diode change to AGND Page 28 HP MIC E、SD Diode change to AGND 02/14 PV

36

、

C43 C44

37

A A

WLAN LED use XMIT_OFF# have error beheive

38

C45 impact ME parts

、

5

4

Page 34 Reserve RE SET IC U32 for VCC1_PWRGD 02/07 PVReserve RESET IC for VCC1_PWRGD

Page 26Fine tune PC Beep BOM delete R310 02/09 PV

、

02/14 P V

Page 28 HP de pop when boot Add inverter to prevent HP pop noise 02/ 26 PV

Page 06

Page 25
Page 30
Page 31

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPER TY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Change CPU core decoupling capacitor height limit

1.9mm for short term solution(SGA19331D00)

02/26 Add R2270 for WL_LED_EC# PU
02/26 Add R2271 for use EC detect WLAN active
02/26 Add R2272 for EC output and driver WLAN LED

3

2

02/26 P V

02/26 P V

Compal Electronics, Inc.

Title

HW PIR (2)

Size Document Number Rev

Custom

Date: Sheet

0.5

of

44 47Tuesday, March 20, 2007

1

5

4

3

2

1

Version change list (P.I.R. List) Page 3 of 3

Reason for change PG# Modify List PhaseItem

39

D D

Reserve KSO PU resistor prevent SMSC chip issue Page 30 Reserve RP35 RP36 RP37 RP38 for SMSC KSO

40

41 BOM change (Delete CBS de-pop circuit) Pag e 26 BOM delete C1479 R2256、Q43

42

BOM add Keyboard matrix error issue Page 30 BOM Add Keyboard scan input PU resistor RP29 RP30

43 BOM delete (SMSC leakage issue fail) Page 30 BOM Delete R2273 R2274

Page 30 02/ 27 PVSMSC leakage current issue Reserve R2273 R2274 R2275 R2276 EC dummy pin

HW section

、、、

、、、

、

Date

02/27 P V

、

、

03/10 M V

03/10 M V

03/10 M V

44 03/19 M VReserve +RTCVCC for SMSC VCC0 Page 30 Add R2277

C C

、、

Q43Page 2645 Add CBS SPK depop circuit , change Q43 from FET to BJT

MV03/19BOM add C1479 R2256

B B

A A

Compal Electronics, Inc.

Title

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPER TY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

5

4

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

3

2

HW PIR (3)

Size Document Number Rev

Custom

Date: Sheet

1

of

45 47Tuesday, March 20, 2007

0.5

5

4

3

2

1

Version change list (P.I.R. List) Page 1 of 1

Reason for change PG# Modify List PhaseItem

D D

1

The PR172 changes to HW side

2

Change the +1.05V_VCCP power sequence

3

The +1.05V_VCCP dynamic range is over spec.

4

5

C C

Change the PD18 diode

6

Change the +3VALWP output capacitor.

7

Change the +0.9VP output capacitor.

39 Remove PR172

39 Remove PR180

39 Change PR165 from 75K_ohm to 73.2K_ohm

36

37

38

Power section

Change PL9 from 3.3UH to 2.2UH39

Change PD18 from 1SS355 to RLS4148

Change PC38 from 150U_D2_6.3VM to 220U_6.3V_R15

Change PC59 from 22U to 10U

Date

2006/12/29

2006/12/29

2007/01/03

2007/01/03Adjust +1.5VSP voltage range

2007/01/16

2007/01/16

2007/01/16

DB2

DB2

DB2

DB2

SI

SI

SI

8

Change the +1.05V_VCCP output capacitor.

B B

9

Change the +1.5VSP output capacitor.

10

11

12

13

A A

14

Change the +1.5VSP choke size.

Change PD14 diode

Adjust PU3 operation current

Change PC25 capacitor.

Change the +1.5VSP power sequence

5

4

39

39

39

38

36

36

39

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPER TY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Change PC71 from 220U_V_4VM_R25M to 220U_6.3V_R15

Change PC73 from 220U_6.3VM_R15 to 220U_6.3V_R15

Change PL11 from 3.3UH_PCMC063T-3R3MN_6A_20%
to 3.3UH_SIQB74-3R3RF_4.8A_30%

Change PD14 from CH751H-40PT to 1SS355

Change PR38 from 75K_ohm to 60.4K_ohm

Change PC25 form .022U to 22P

1. Change PR178 form 0_ohm to 10K_ohm

2. Add PC126 0.1U

3

2

2007/01/16

2007/01/16

2007/01/16

2007/02/05

2007/02/05

2007/02/05

2007/02/05

Compal Electronics, Inc.

Title

PWR PIR

Size Document Number Rev

Custom

Date: Sheet

SI

SI

SI

PV

PV

PV

PV

of

46 47Tuesday, March 20, 2007

1

0.5

5

4

3

2

1

Version change list (P.I.R. List) Page 1 of 1

Reason for change PG# Modify List PhaseItem

D D

15

Add CPU CORE snubber circuit

16

Change PC155 capacitor. Change PC155 form 0.1U to 2.2U

17

for EMI

18

Remove PR187 and PR219.

19

C C

Add PR60 36 2007/03/13 MVAdd PR60 47_ohm

40

42

40

40

Power section

Date

1. add PR253, PR254 4.7_ohm

2. add PC160, PC161 680P

2007/02/05

2007/02/05

Change PR187, PR216 form 0_ohm to 2.2_ohm

2007/02/08

Remove PR187 and PR219. 20 07/02/09 PV

PV

PV

PV

B B

A A

Compal Electronics, Inc.

Title

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPER TY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

5

4

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

3

2

PWR PIR

Size Document Number Rev

Custom

Date: Sheet

1

of

47 47Tuesday, March 20, 2007

0.5