COMPAL LA-2821P Schematics

A

11

22

B

C

D

E

Compal confidential

Schematics Document

Mobile Yonah uFCPGA with Intel
Calistoga_PM+ICH7-M core logic

33

44

A

B

2005-11-24

REV:0.5

Security Classification

Issued Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

C

2005/03/102006/03/10

Compal Secret Data

Deciphered Date

D

Title

SizeDocument NumberRev

Custom

Date:Sheet of

Compal Electronics, Inc.

Cover Sheet

LA-2821P

E

152Friday, November 25, 2005

0.5

A

Compal confidential

File Name : LA-2821P

B

C

D

E

AngelFire 3.0

11

Accelerometer
LIS3LV02DQ

page 27

Fan Control

page 4

Mobile Yonah

uFCPGA-478 CPU

Thermal Sensor
ADM1032AR

page 4page 4,5,6

Clock Generator

ICS954306

page 15

Accelerometer
LIS3LV02DQ

page 27

FSB

H_A#(3..31)

MXM III connector

page 18

PCI-E x 16

Intel Calistoga MCH

CRT / TV-OUT

page 16

22

LCD CONN

page 17

PCI-E BUS

PCI BUS

10/100/1000 LAN

LED

33

page 32

RTC CKT.

page 20

BCM5753M

page 25,26

RJ45/11 CONN

page 26

Mini-Card

page 27

1394 port

CardBus Controller

TI PCI7612

Slot 0/Smart Card

page 23

page 23,24

6in1 Slot

page 24

Power OK CKT.

page 37

Power On/Off CKT.

page 34

44

DC/DC Interface CKT.

page 36

Security Module

Touch Pad CONN.

TrackPoint CONN.

SMSC KBC 1021

page 34

Power Circuit DC/DC

Page 38,39,40,41,42,43,44,45,46,47

A

B

533/667MHz

H_D#(0..63)

DDR2 -400/533/667

DDR2-SO-DIMM X2

BANK 0, 1, 2, 3

Dual Channel

945PM

PCBGA 1466

page 7,8,9,10,11,12

USB conn x2
(Docking)

USB2.0 HUB /
FP Conn

USB2.0

DMI

USB conn x2

BT Conn

page 30

USB conn x2
(Sub Board)

Audio CKTAMP & Audio Jack

AD1981HD

SATA HDD Connector

PATA ODD Connector

Intel ICH7-M

mBGA-652

page 19,20,21,22

SPI ROM

page 23

SST25LF080A

AC-LINK/Azalia

SPI

page 23

SATA Master

PATA Slave

LPC BUS

SMSC Super I/O

page 33

LPC47N217

Int.KBD

page 34page 34

Security Classification

Issued Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

C

COM1 LPT
( Docking )( Docking )

page 35page 35

2005/03/102006/03/10

Compal Secret Data

page 31page 32

Deciphered Date

Flash ROM

SST49LF008A

D

page 13,14

page 35

FingerPrinter AES2501

page 30

page 30

page 29

page 28page 29

page 20

page 20

page 32

Title

SizeDocument NumberRev

Date:Sheet of

USBx1

New Card USBx1

MAX9710ETP

Docking CONN.

*RJ-45(LED*2)
*RJ-11(Pass Through)
*CRT
*COMPOSITE Video Out
*TVOUT
*DVI
*LINE IN
*LINE OUT
*PCI-E x2
*Serial Port
*Parallel Port
*PS/2 x2
*USB x2
*DC JACK

MDC1.5

page 34

page 24

Compal Electronics, Inc.

Block Diagram

LA-2821P

E

page 30

page 34

0.5

252Friday, November 25, 2005

5

4

3

2

1

Voltage Rails

Power Plane

VIN

DD

CC

B+
+CPU_CORE
+VCCP
+0.9VS

+1.5VS
+1.8V

+2.5VS

+3VALW

+5VALW
+5VS
+RTC_VCC

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

Description

Adapter power supply (18.5V)
AC or battery power rail for power circuit
Core voltage for CPU

1.05V power rail for Processor I/O and MCH/ICH core power

0.9V switched power rail for DDRII Vtt

1.5V switched power rail for PCI-E interface

1.8V power rail for DDRII

3.3V always on power rail+2.5VALWONONON*

3.3V always on power rail

3.3V switched power rail+3VS
5V always on power rail
5V switched power rail
RTC powerONON

S3

S0-S1

N/A

N/A

N/A
ONOFF
ON

OFF
ON

OFF

ON

OFF
ON

ON
ON+1.8VSOFFOFF1.8V switched power rail
ONOFF

ON

ON
ONOFFOFF
ON

ON
ON

OFF

ON

S5

N/A
N/AN/A
OFF
OFF
OFF

OFF
OFF

OFF2.5V switched power rail for MCH video PLL

ON*

ON*
OFF

Internal PCI Devices

DEVICE

LAN
AzaliaD27

USB1.1/2.0
PCI to PCI (DMI to PCI)
AC97 MODEM
AC97 Audio
PATA/SATA
LPC I/F
SMBUS
CPU I/F

BB

Bus

1
0
0
0
0
0
0
0
0
0
0
0
0

PCI Device ID

D8

D28PCI-E
D29
D30
D30
D30
D31
D31
D31

D31AD15DMA
D31AD15PMU

IDSEL #

AD24
AD11
AD12
AD13
AD14
AD14
AD14
AD15
AD15
AD15
AD15D31

External PCI Devices

DEVICE

Mini-PCI
CARD BUS

PCI Device ID

D4
D6

IDSEL #

AD20
AD22

REQ/GNT #

0
2

PIRQ

F
C D E G

Symbol Note :

: means Digital Ground

: means Analog Ground

Note: Layout Related Memo

L

: Layout Note related Area Mark.

: Question Area Mark.(Wait check)

: Modified Area Mark.

9/15

: C-BOM impact

: Modified Area Mark(Compare with EAL60).

@ : means just reserve , no build
SPI@ : means just build when SPI I/F BIOS function reserve.

*

FWH@ : means just build when FWH I/F BIOS function reserve.

*

NOXDP@ : means just build when XDP function disable.

*

XDP@ : means just build when XDP function enable. When this time, docking PCI express will not work.
TPM1.2@ : means just build when TPM1.2 function enable.

*

TPM@ : means just build when TPM function enable.

*

SC@ : means just build when SmartCard function enable.

*

SATA@ : means just build when SATA I/F HDD enable.

*

NOSATA@ : means just build when SATA I/F HDD disable.
NC@ : means just build when New Card function enable.

*

NONC@ : means just build when New Card function disable.
MDC1.5@ : means just build when MDC1.5 function enable.

*

7612@ : means just build when TI PCI7612 chip selected.

*

7611@ : means just build when TI PCI7611MLS chip selected.
250@ : means just build when SMsC LPC47N250 chip selected.
1021@ : means just build when SMsC KBC1021 chip selected.

*

1981HD@ : means just build when AD1981HD chip selected.

*

45@ : means need be mounted when 45 level assy or rework stage.
ACCEL@ : means just build when Accelerometer chip LIS3LV02DQ selected.

*

NODP@ : means just build when No DP design Clock Gen. selected.

*

DP@ : means just build when DP design Clock Gen. selected.
LPNO@ : means just build when No LP design ICS Clock Gen. selected.
LP@ : means just build when LP design ICS Clock Gen. selected.

*

DB@ : means just build when Mini-PCI E Debug Card function enable.

*

* : means define for SMT build when this stage

I2C / SMBUS ADDRESSING

DEVICE

AA

DDR SO-DIMM 0
DDR SO-DIMM 1
CLOCK GENERATOR (EXT.)
USB HUB5C0 1 0 1 1 1 0 0

5

HEX

A0
A4
D2

ADDRESS

1 0 1 0 0 0 0 0
1 0 1 0 0 1 0 0
1 1 0 1 0 0 1 0

Security Classification

Issued Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

4

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

3

2005/03/102006/03/10

Compal Secret Data

Deciphered Date

Title

SizeDocument NumberRev

2

Date:Sheet of

Compal Electronics, Inc.

Notes List

LA-2821P

352Friday, November 25, 2005

1

0.5

5

4

3

2

1

H_A#[3..31]7

H_A#3
H_A#4
H_A#5
H_A#6
H_A#7
H_A#8

CLK_CPU_BCLK
CLK_CPU_BCLK#

OCP#21,47

H_A#9
H_A#10
H_A#11
H_A#12
H_A#13
H_A#14
H_A#15
H_A#16
H_A#17
H_A#18
H_A#19
H_A#20
H_A#21
H_A#22
H_A#23
H_A#24
H_A#25
H_A#26
H_A#27
H_A#28
H_A#29
H_A#30
H_A#31

H_REQ#0
H_REQ#1
H_REQ#2
H_REQ#3
H_REQ#4

H_ADSTB#0
H_ADSTB#1

H_ADS#
H_BNR#
H_BPRI#
H_BR0#
H_DEFER#
H_DRDY#
H_HIT#
H_HITM#
H_IERR#
H_LOCK#
H_RESET#

H_RS#0
H_RS#1
H_RS#2
H_TRDY#

XDP_BPM#0
XDP_BPM#1
XDP_BPM#2
XDP_BPM#3

XDP_DBRESET#

H_DBSY#
H_DPSLP#
H_DPRSTP#
H_DPWR#
XDP_BPM#4
XDP_BPM#5
H_PROCHOT#

H_PWRGOOD
H_CPUSLP#
XDP_TCK
XDP_TDI
XDP_TDO
TEST1
TEST2
XDP_TMS
XDP_TRST#

H_THERMDA
H_THERMDC
H_THERMTRIP#

DD

H_REQ#[0..4]7

H_ADSTB#07

CC

R448

56_0402_5%

1 2

+VCCP

BB

H_PROCHOT#45

1 2

+VCCP

56_0402_5%

H_THERMDA, H_THERMDC routing together.
Trace width / Spacing = 10 / 10 mil

AA

H_PROCHOT# OCP#

H_ADSTB#17

CLK_CPU_BCLK15

CLK_CPU_BCLK#15

H_ADS#7
H_BNR#7

H_BPRI#7

H_BR0#7

H_DEFER#7

H_DRDY#7

H_HIT#7

H_HITM#7

H_LOCK#7

H_RESET#7

H_RS#[0..2]7

H_TRDY#7

XDP_DBRESET#21

H_DBSY#7

H_DPSLP#20

H_DPRSTP#20,45

H_DPWR#7

R447

H_PWRGOOD20

H_CPUSLP#7

R271K_0402_5%@

1 2

R2851_0402_5%

1 2

H_THERMTRIP#7,20

+VCCP

12

R30

56_0402_5%@

B

2

E

3 1

C

Q6

MMBT3904_SOT23@

5

JP8A

J4

A3#

L4

A4#

M3

A5#

K5

A6#

M1

A7#

N2

A8#

J1

A9#

N3

A10#

P5

A11#

P2

A12#

L1

A13#

P4

A14#

P1

A15#

R1

A16#

Y2

A17#

U5

A18#

R3

A19#

W6

A20#

U4

A21#

Y5

A22#

U2

A23#

R4

A24#

T5

ADDR GROUP

A25#

T3

A26#

W3

A27#

W5

A28#

Y4

A29#

W2

A30#

Y1

A31#

K3

REQ0#

H2

REQ1#

K2

REQ2#

J3

REQ3#

L5

REQ4#

L2

ADSTB0#

V4

ADSTB1#

A22

BCLK0

A21

F21

D20

AD4
AD3
AD1
AC4

C20

D24
AC2
AC1
D21

AC5
AA6
AB3
C26
D25
AB5
AB6

A24
A25

HOST CLK

BCLK1

H1

ADS#

E2

BNR#

G5

BPRI#

F1

BR0#

H5

DEFER#
DRDY#

G6

HIT#

E4

CONTROL

HITM#
IERR#

H4

LOCK#

B1

RESET#

F3

RS0#

F4

RS1#

G3

RS2#

G2

TRDY#

BPM0#
BPM1#
BPM2#
BPM3#

DBR#

E1

DBSY#

B5

DPSLP#

E5

DPRSTP#
DPWR#
PRDY#
PREQ#
PROCHOT#

D6

PWRGOOD

D7

SLP#
TCK
TDI
TDO
TEST1
TEST2
TMS
TRST#

THERMAL
DIODE

THERMDA
THERMDC

C7

THERMTRIP#

FOX_PZ47903-2741-42_YONAH

H_DPSLP#

H_DPRSTP#

YONAH

MISC

R439

1 2

56_0402_5%@

R440

1 2

56_0402_5%@

DATA GROUP

LEGACY CPU

4

D10#
D11#
D12#
D13#
D14#
D15#
D16#
D17#
D18#
D19#
D20#
D21#
D22#
D23#
D24#
D25#
D26#
D27#
D28#
D29#
D30#
D31#
D32#
D33#
D34#
D35#
D36#
D37#
D38#
D39#
D40#
D41#
D42#
D43#
D44#
D45#
D46#
D47#
D48#
D49#
D50#
D51#
D52#
D53#
D54#
D55#
D56#
D57#
D58#
D59#
D60#
D61#
D62#
D63#

DINV0#
DINV1#
DINV2#
DINV3#

DSTBN0#
DSTBN1#
DSTBN2#
DSTBN3#
DSTBP0#
DSTBP1#
DSTBP2#
DSTBP3#

A20M#
FERR#

IGNNE#

INIT#
LINT0
LINT1

STPCLK#

SMI#

H_D#0

E22

D0#

H_D#1

F24

D1#

H_D#2

E26

D2#

H_D#3

H22

D3#

H_D#4

F23

D4#

H_D#5

G25

D5#

H_D#6

E25

D6#

H_D#7

E23

D7#

H_D#8

K24

D8#

H_D#9

G24

D9#

H_D#10

J24

H_D#11

J23

H_D#12

H26

H_D#13

F26

H_D#14

K22

H_D#15

H25

H_D#16

N22

H_D#17

K25

H_D#18

P26

H_D#19

R23

H_D#20

L25

H_D#21

L22

H_D#22

L23

H_D#23

M23

H_D#24

P25

H_D#25

P22

H_D#26

P23

H_D#27

T24

H_D#28

R24

H_D#29

L26

H_D#30

T25

H_D#31

N24

H_D#32

AA23

H_D#33

AB24

H_D#34

V24

H_D#35

V26

H_D#36

W25

H_D#37

U23

H_D#38

U25

H_D#39

U22

H_D#40

AB25

H_D#41

W22

H_D#42

Y23

H_D#43

AA26

H_D#44

Y26

H_D#45

Y22

H_D#46

AC26

H_D#47

AA24

H_D#48

AC22

H_D#49

AC23

H_D#50

AB22

H_D#51

AA21

H_D#52

AB21

H_D#53

AC25

H_D#54

AD20

H_D#55

AE22

H_D#56

AF23

H_D#57

AD24

H_D#58

AE21

H_D#59

AD21

H_D#60

AE25

H_D#61

AF25

H_D#62

AF22

H_D#63

AF26

H_DINV#0

J26

H_DINV#1

M26

H_DINV#2

V23

H_DINV#3

AC20

H_DSTBN#0

H23

H_DSTBN#1

M24

H_DSTBN#2

W24

H_DSTBN#3

AD23

H_DSTBP#0

G22

H_DSTBP#1

N25

H_DSTBP#2

Y25

H_DSTBP#3

AE24

H_A20M#

A6

H_FERR#

A5

H_IGNNE#

C4

H_INIT#

B3

H_INTR

C6

H_NMI

B4

H_STPCLK#

D5

H_SMI#

A3

H_D#[0..63]7

ITP-XDP Connector

JP31

1

XDP_BPM#5
XDP_BPM#4

XDP_BPM#3
XDP_BPM#2

XDP_BPM#1
XDP_BPM#0

R442

H_PWRGOOD_RH_PWRGOOD CLK_CPU_XDP

12

1K_0402_5%

+VCCP +VCCP

12

C5390.1U_0402_16V4Z

ICH_SMBDATA
ICH_SMBCLK

XDP_TCK

GND0

3

OBSFN_A0

5

OBSFN_A1

7

GND2

9

OBSDATA_A0

11

OBSDATA_A1

13

GND4

15

OBSDATA_A2

17

OBSDATA_A3

19

GND6

21

OBSFN_B0

23

OBSFN_B1

25

GND8

27

OBSDATA_B0

29

OBSDATA_B1

31

GND10

33

OBSDATA_B2

35

OBSDATA_B3

37

GND12

39

PWRGOOD/HOOK0

41

HOOK1

43

VCC_OBS_AB

45

HOOK2

47

HOOK3

49

GND14

51

SDA

53

SCL

55

TCK1

57

TCK0

59

GND16

OBSDATA_C0
OBSDATA_C1

OBSDATA_C2
OBSDATA_C3

OBSDATA_D0
OBSDATA_D1

OBSDATA_D2
OBSDATA_D3

ITPCLK/HOOK4

ITPCLK#/HOOK5

VCC_OBS_CD

RESET#/HOOK6

DBR#/HOOK7

SAMTE_BSH-030-01-L-D-A

GND1
OBSFN_C0
OBSFN_C1

GND3

GND5

GND7
OBSFN_D0
OBSFN_D1

GND9

GND11

GND13

GND15

TRST#

TMS

GND17

2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52

TD0

54
56

TDI

58
60

Thermal Sensor ADM1032AR-2

+3VS

2

C69

0.1U_0402_16V4Z

C68

1 2

2200P_0402_50V7K

H_DINV#07
H_DINV#17
H_DINV#27
H_DINV#37

H_DSTBN#[0..3]7

H_DSTBP#[0..3]7

+3VS

R25

1 2

10K_0402_5%

PWM Fan Control circuit

H_A20M#20
H_FERR#20
H_IGNNE#20
H_INIT#20
H_INTR20
H_NMI20

H_STPCLK#20
H_SMI#20

Security Classification

Issued Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

3

2005/03/102006/03/10

FAN_PWM33

Compal Secret Data

Deciphered Date

THERM#

1
2

H_THERMDA
H_THERMDC

+3VS

5

U31

P

INB

O

INA

G

TC7SH00FUF_SSOP5

3

2

1

THERM#

CH751H-40_SC76

4

U5

1

VDD

2

D+

3

D­THERM#4GND

ADM1032AR-2_MSOP8

Address:1001_101

ICH_SMBCLK13,14,15,18,21,25,27

ICH_SMBDATA13,14,15,18,21,25,27

+5VS

D1

2 1

6

2

1

D

G

3

S

4 5

SDATA

ALERT#

Q69
AO6402_TSOP6

XDP_DBRESET#_R

XDP_TDI
XDP_TMS
XDP_TDO
XDP_BPM#5
XDP_TRST#
XDP_TCK

CLK_CPU_XDP#

XDP_TDO
XDP_TRST#
XDP_TDI
XDP_TMS
XDP_PRE

SCLK

Title

SizeDocument NumberRev

Date:Sheet of

1 2

R1910_0402_5%

1 2

ICH_SMBCLK

8

ICH_SMBDATA

7

THERM_SCI#

6
5

ICH_SMBCLK
ICH_SMBDATA

1

C65

4.7U_0805_10V4Z

2

Yonah CPU in mFCPGA479

R443

1 2

This shall place near CPU

R52456_0402_5%

1 2

R52356_0402_1%

1 2

R52556_0402_5%

1 2

R52656_0402_5%

1 2

R52156_0402_5%

1 2

R52256_0402_5%

1 2

1K_0402_1%

H_RESET#H_RESET#_R

R441
R444

XDP_DBRESET#XDP_DBRESET#_R

12

200_0402_1%

12

R24
10K_0402_5%

1

C63

0.1U_0402_16V4Z

2

FAN

12

ZD1

@

RLZ5.1B_LL34

Compal Electronics, Inc.

LA-2821P

5/10

1K_0402_5%@

CLK_CPU_XDP15
CLK_CPU_XDP#15

THERM_SCI#21

1

+3VS

+VCCP

JP6

1
2

ACES_85205-0200

452Friday, November 25, 2005

0.5

5

4

3

2

1

V_CPU_GTLREF

+VCCP

12

R37
1K_0402_1%

12

R39
2K_0402_1%

+VCC_CORE

R42
100_0402_1%

1 2

R41
100_0402_1%

1 2

Close to CPU pin
within 500mils.

VCCSENSE

VSSSENSE

CPU_BSELCPU_BSEL2CPU_BSEL1

133

166

00

0

12

12

R35

R36

R470

27.4_0402_1%

54.9_0402_1%

DD

Close to CPU pin AD26
within 500mils.

CC

BB

Length match within 25 mils
The trace width 18 mils space
7 mils

+1.5VS

1

C70

2

0.01U_0402_16V7K

CPU_BSEL0

1

1

Resistor placed within

0.5" of CPU pin.Trace
should be at least 25
mils away from any
other toggling signal.

12

R473

27.4_0402_1%

1

12

54.9_0402_1%

C72

10U_0805_10V4Z

1

2

CPU_VID045
CPU_VID145
CPU_VID245
CPU_VID345
CPU_VID445
CPU_VID545
CPU_VID645

V_CPU_GTLREF

CPU_BSEL015
CPU_BSEL115
CPU_BSEL215

VCCSENSE45
VSSSENSE45

H_PSI#45

+VCCP

+VCC_CORE

VCCSENSE
VSSSENSE

H_PSI#
CPU_VID0

CPU_VID1
CPU_VID2
CPU_VID3
CPU_VID4
CPU_VID5
CPU_VID6

CPU_BSEL0
CPU_BSEL1
CPU_BSEL2

COMP0
COMP1
COMP2
COMP3

JP8B

AF7

VCCSENSE

AE7

VSSSENSE

B26

VCCA

K6

VCCP

J6

VCCP

M6

VCCP

N6

VCCP

YONAH

T6

VCCP

R6

VCCP

K21

VCCP

J21

VCCP

M21

VCCP

N21

VCCP

T21

VCCP

R21

VCCP

V21

VCCP

W21

VCCP

V6

VCCP

G21

VCCP

AE6

PSI#

AD6

VID0

AF5

VID1

AE5

VID2

AF4

VID3

AE3

VID4

AF2

VID5

AE2

VID6

AD26

GTLREF

B22

BSEL0

B23

BSEL1

C21

BSEL2

R26

COMP0

U26

COMP1

U1

COMP2

V1

COMP3

E7

VCC

AB20

VCC

AA20

VCC

AF20

VCC

AE20

VCC

AB18

VCC

AB17

VCC

AA18

VCC

AA17

VCC

AD18

VCC

AD17

VCC

AC18

VCC

AC17

VCC

AF18

VCC

AF17

VCC

D2

RSVD

F6

RSVD

D3

RSVD

C1

RSVD

AF1

RSVD

D22

RSVD

C23

RSVD

C24

RSVD

AA1

RSVD

AA4

RSVD

AB2

RSVD

AA3

RSVD

M4

RSVD

N5

RSVD

T2

RSVD

V3

RSVD

B2

RSVD

C3

RSVD

T22

RSVD

B25

RSVD

FOX_PZ47903-2741-42_YONAH

AB26

VSS

AA25

VSS

AD25

VSS

AE26

VSS

AB23

VSS

AC24

VSS

AF24

VSS

AE23

VSS

AA22

VSS

AD22

VSS

AC21

VSS

AF21

VSS

AB19

VSS

AA19

VSS

AD19

VSS

AC19

VSS

AF19

VSS

AE19

VSS

AB16

VSS

AA16

VSS

AD16

VSS

AC16

VSS

AF16

VSS

AE16

VSS

AB13

VSS

AA14

VSS

AD13

VSS

AC14

VSS

AF13

VSS

AE14

VSS

AB11

VSS

AA11

VSS

AD11

VSS

AC11

VSS

AF11

VSS

AE11

VSS

AB8

VSS

AA8

VSS

AD8

VSS

AC8

VSS

AF8

VSS

AE8

VSS

AA5

VSS

AD5

VSS

AC6

VSS

AF6

VSS

AB4

VSS

AC3

VSS

POWER, GROUNG, RESERVED SIGNALS AND NC

AF3

VSS

AE4

VSS

AB1

VSS

AA2

VSS

AD2

VSS

AE1

VSS

B6

VSS

C5

VSS

F5

VSS

E6

VSS

H6

VSS

J5

VSS

M5

VSS

L6

VSS

P6

VSS

R5

VSS

V5

VSS

U6

VSS

Y6

VSS

A4

VSS

D4

VSS

E3

VSS

H3

VSS

G4

VSS

K4

VSS

L3

VSS

P3

VSS

N4

VSS

T4

VSS

U3

VSS

Y3

VSS

W4

VSS

D1

VSS

C2

VSS

F2

VSS

G1

VSS

+VCC_CORE

JP8C

AE18

VCC

AE17

VCC

AB15

VCC

AA15

VCC

AD15

VCC

AC15

VCC

AF15

VCC

AE15

VCC

AB14

VCC

AA13

VCC

AD14

VCC

AC13

VCC

AF14

VCC

AE13

VCC

AB12

VCC

AA12

VCC

AD12

VCC

AC12

VCC

AF12

VCC

AE12

VCC

AB10

VCC

AB9

VCC

AA10

VCC

AA9

VCC

AD10

VCC

AD9

VCC

AC10

VCC

AC9

VCC

AF10

VCC

AF9

VCC

AE10

POWER, GROUND

VCC

AE9

VCC

AB7

VCC

AA7

VCC

AD7

VCC

AC7

VCC

B20

VCC

A20

VCC

F20

VCC

E20

VCC

B18

VCC

B17

VCC

A18

VCC

A17

VCC

D18

VCC

D17

VCC

C18

VCC

C17

VCC

F18

VCC

F17

VCC

E18

VCC

E17

VCC

B15

VCC

A15

VCC

D15

VCC

C15

VCC

F15

VCC

E15

VCC

B14

VCC

A13

VCC

D14

VCC

C13

VCC

F14

VCC

E13

VCC

B12

VCC

A12

VCC

D12

VCC

C12

VCC

F12

VCC

E12

VCC

B10

VCC

B9

VCC

A10

VCC

A9

VCC

D10

VCC

D9

VCC

C10

VCC

C9

VCC

F10

VCC

F9

VCC

E10

VCC

E9

VCC

B7

VCC

A7

VCC

F7

VCC

FOX_PZ47903-2741-42_YONAH

YONAH

K1

VSS

J2

VSS

M2

VSS

N1

VSS

T1

VSS

R2

VSS

V2

VSS

W1

VSS

A26

VSS

D26

VSS

C25

VSS

F25

VSS

B24

VSS

A23

VSS

D23

VSS

E24

VSS

B21

VSS

C22

VSS

F22

VSS

E21

VSS

B19

VSS

A19

VSS

D19

VSS

C19

VSS

F19

VSS

E19

VSS

B16

VSS

A16

VSS

D16

VSS

C16

VSS

F16

VSS

E16

VSS

B13

VSS

A14

VSS

D13

VSS

C14

VSS

F13

VSS

E14

VSS

B11

VSS

A11

VSS

D11

VSS

C11

VSS

F11

VSS

E11

VSS

B8

VSS

A8

VSS

D8

VSS

C8

VSS

F8

VSS

E8

VSS

G26

VSS

K26

VSS

J25

VSS

M25

VSS

N26

VSS

T26

VSS

R25

VSS

V25

VSS

W26

VSS

H24

VSS

G23

VSS

K23

VSS

L24

VSS

P24

VSS

N23

VSS

T23

VSS

U24

VSS

Y24

VSS

W23

VSS

H21

VSS

J22

VSS

M22

VSS

L21

VSS

P21

VSS

R22

VSS

V22

VSS

U21

VSS

Y21

VSS

AA

Security Classification

Issued Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

5

4

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

3

2005/03/102006/03/10

Compal Secret Data

Deciphered Date

Title

SizeDocument NumberRev

2

Date:Sheet of

Compal Electronics, Inc.

Yonah CPU in mFCPGA479

LA-2821P

552Friday, November 25, 2005

1

0.5

5

4

3

2

1

DD

Place these capacitors on L8
(North side,Secondary Layer)

Place these capacitors on L8
(North side,Secondary Layer)

Place these capacitors on L8
(Sorth side,Secondary Layer)

CC

Place these capacitors on L8
(Sorth side,Secondary Layer)

South Side Secondary

BB

330U_D2E_2.5VM_R9@

+VCC_CORE

+VCC_CORE

+VCC_CORE

+VCC_CORE

+VCC_CORE

1

C408

2

1

C412
10U_0805_6.3V6M

2

1

C411
10U_0805_6.3V6M

2

1

C441
10U_0805_6.3V6M

2

1

C442
10U_0805_6.3V6M

2

+

C409

330U_D2E_2.5VM_R9@

330U_D2E_2.5VM_R7

1

+

C67

2

1

C413
10U_0805_6.3V6M

2

1

C481
10U_0805_6.3V6M

2

1

C423
10U_0805_6.3V6M

2

1

C435
10U_0805_6.3V6M

2

1

+

C66

2

330U_D2E_2.5VM_R7

1

+

2

1

C414
10U_0805_6.3V6M

2

1

C480
10U_0805_6.3V6M

2

1

C432
10U_0805_6.3V6M

2

1

C436
10U_0805_6.3V6M

2

330U_D2E_2.5VM_R7

1

+

C125

C117

2

330U_D2E_2.5VM_R7

1

2

1

2

1

2

1

2

1

+

2

C415
10U_0805_6.3V6M

C486
10U_0805_6.3V6M

C422
10U_0805_6.3V6M

C443
10U_0805_6.3V6M

820U_E9_2_5V_M_R7@

1

+

C119

2

1

C416
10U_0805_6.3V6M

2

1

C418
10U_0805_6.3V6M

2

1

C446
10U_0805_6.3V6M

2

1

C444
10U_0805_6.3V6M

2

North Side Secondary

1

+

C120

820U_E9_2_5V_M_R7@

2

1

C417
10U_0805_6.3V6M

2

1

C482
10U_0805_6.3V6M

2

1

C424
10U_0805_6.3V6M

2

1

C427
10U_0805_6.3V6M

2

1

2

1

2

1

2

1

2

ESR <= 1.5m ohm
Capacitor > 1980uF

C425
10U_0805_6.3V6M

C483
10U_0805_6.3V6M

C445
10U_0805_6.3V6M

C426
10U_0805_6.3V6M

1

C479
10U_0805_6.3V6M

2

1

C484
10U_0805_6.3V6M

2

1

C485
10U_0805_6.3V6M

2

1

C431
10U_0805_6.3V6M

2

Mid Frequence Decoupling

+VCCP

1

1

220U_D2_2VK_R9

AA

2

+

C434

C437

0.1U_0402_10V6K

2

1

C429

0.1U_0402_10V6K

2

1

C421

0.1U_0402_10V6K

2

1

C438

0.1U_0402_10V6K

2

1

C428

0.1U_0402_10V6K

2

1

C433

0.1U_0402_10V6K

2

Security Classification

Issued Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

5

4

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

3

Place these inside
socket cavity on L8
(North side
Secondary)

2005/03/102006/03/10

Compal Secret Data

Deciphered Date

2

Title

SizeDocument NumberRev

Date:Sheet of

Compal Electronics, Inc.

CPU Bypass capacitors

LA-2821P

652Friday, November 25, 2005

1

0.5

5 4 3 2

1

H_D#[0..63]4

DD

CC

+VCCP

12

12

R350

R381

54.9_0402_1%

54.9_0402_1%

H_XSCOMP/H_YSCOMP trace

L

width and spacing is 5/20.

BB

R339

24.9_0402_1%

+VCCP

12

AA

R360

12

R348

H_VREF
H_XRCOMP
H_XSCOMP
H_YRCOMP
H_YSCOMP
H_SWNG0
H_SWNG1

12

12

R395

24.9_0402_1%

Layout Note:
H_XRCOMP / H_YRCOMP / H_VREF / H_SWNG0 /
H_SWNG1 trace width and spacing is 18/20.

100_0402_1%

H_VREF

1

C330

2

200_0402_1%

0.1U_0402_16V4Z

H_D#0
H_D#1
H_D#2
H_D#3
H_D#4
H_D#5
H_D#6
H_D#7
H_D#8
H_D#9
H_D#10
H_D#11
H_D#12
H_D#13
H_D#14
H_D#15
H_D#16
H_D#17
H_D#18
H_D#19
H_D#20
H_D#21
H_D#22
H_D#23
H_D#24
H_D#25
H_D#26
H_D#27
H_D#28
H_D#29
H_D#30
H_D#31
H_D#32
H_D#33
H_D#34
H_D#35
H_D#36
H_D#37
H_D#38
H_D#39
H_D#40
H_D#41
H_D#42
H_D#43
H_D#44
H_D#45
H_D#46
H_D#47
H_D#48
H_D#49
H_D#50
H_D#51
H_D#52
H_D#53
H_D#54
H_D#55
H_D#56
H_D#57
H_D#58
H_D#59
H_D#60
H_D#61
H_D#62
H_D#63

U4A

F1

HD0#

J1

HD1#

H1

HD2#

J6

HD3#

H3

HD4#

K2

HD5#

G1

HD6#

G2

HD7#

K9

HD8#

K1

HD9#

K7

HD10#

J8

HD11#

H4

HD12#

J3

HD13#

K11

HD14#

G4

HD15#

T10

HD16#

W11

HD17#

T3

HD18#

U7

HD19#

U9

HD20#

U11

HD21#

T11

HD22#

W9

HD23#

T1

HD24#

T8

HD25#

T4

HD26#

W7

HD27#

U5

HD28#

T9

HD29#

W6

HD30#

T5

HD31#

AB7

HD32#

AA9

HD33#

W4

HD34#

W3

HD35#

Y3

HD36#

Y7

HD37#

W5

HD38#

Y10

HD39#

AB8

HD40#

W2

HD41#

AA4

HD42#

AA7

HD43#

AA2

HD44#

AA6

HD45#

AA10

HD46#

Y8

HD47#

AA1

HD48#

AB4

HD49#

AC9

HD50#

AB11

HD51#

AC11

HD52#

AB3

HD53#

AC2

HD54#

AD1

HD55#

AD9

HD56#

AC1

HD57#

AD7

HD58#

AC6

HD59#

AB5

HD60#

AD10

HD61#

AD4

HD62#

AC8

HD63#

J13

HVREF0

K13

HVREF1

E1

HXRCOMP

E2

HXSCOMP

Y1

HYRCOMP

U1

HYSCOMP

E4

HXSWING

W1

HYSWING

CALISTOGA_A2_FCBGA1466

HOST

HA3#
HA4#
HA5#
HA6#
HA7#
HA8#

HA9#
HA10#
HA11#
HA12#
HA13#
HA14#
HA15#
HA16#
HA17#
HA18#
HA19#
HA20#
HA21#
HA22#
HA23#
HA24#
HA25#
HA26#
HA27#
HA28#
HA29#
HA30#
HA31#

HREQ#0
HREQ#1
HREQ#2
HREQ#3
HREQ#4

HADSTB#0
HADSTB#1

HCLKN

HCLKP

HDSTBN#0
HDSTBN#1
HDSTBN#2
HDSTBN#3

HDSTBP#0
HDSTBP#1
HDSTBP#2
HDSTBP#3

HDINV#0
HDINV#1
HDINV#2
HDINV#3

HCPURST#

HADS#

HTRDY#

HDPWR#

HDRDY#

HDEFER#

HHITM#

HHIT#

HLOCK#

HBREQ0#

HBNR#
HBPRI#

HDBSY#

HCPUSLP#

HRS0#
HRS1#
HRS2#

12

R351

12

R344

H_A#3

H9

H_A#4

C9

H_A#5

E11

H_A#6

G11

H_A#7

F11

H_A#8

G12

H_A#9

F9

H_A#10

H11

H_A#11

J12

H_A#12

G14

H_A#13

D9

H_A#14

J14

H_A#15

H13

H_A#16

J15

H_A#17

F14

H_A#18

D12

H_A#19

A11

H_A#20

C11

H_A#21

A12

H_A#22

A13

H_A#23

E13

H_A#24

G13

H_A#25

F12

H_A#26

B12

H_A#27

B14

H_A#28

C12

H_A#29

A14

H_A#30

C14

H_A#31

D14

H_REQ#0

D8

H_REQ#1

G8

H_REQ#2

B8

H_REQ#3

F8

H_REQ#4

A8

H_ADSTB#0

B9

H_ADSTB#1

C13

CLK_MCH_BCLK#

AG1

CLK_MCH_BCLK

AG2

H_DSTBN#0

K4

H_DSTBN#1

T7

H_DSTBN#2

Y5

H_DSTBN#3

AC4

H_DSTBP#0

K3

H_DSTBP#1

T6

H_DSTBP#2

AA5

H_DSTBP#3

AC5

H_DINV#0

J7

H_DINV#1

W8

H_DINV#2

U3

H_DINV#3

AB10

H_RESET#

B7

H_ADS#

E8

H_TRDY#

E7

H_DPWR#

J9

H_DRDY#

H8

H_DEFER#

C3

H_HITM#

D4

H_HIT#

D3

H_LOCK#

B3

H_BR0#

C7

H_BNR#

C6

H_BPRI#

F6

H_DBSY#

A7

H_CPUSLP#

E3

H_RS#0

B4

H_RS#1

E6

H_RS#2

D6

221_0603_1%

H_SWNG0

1

C328

2

100_0402_1%

0.1U_0402_16V4Z

+VCCP+VCCP

12

R17

12

R18

H_A#[3..31]4

H_REQ#[0..4]4

H_ADSTB#04
H_ADSTB#14

CLK_MCH_BCLK#15
CLK_MCH_BCLK15
H_DSTBN#[0..3]4

H_DSTBP#[0..3]4

H_DINV#04
H_DINV#14
H_DINV#24
H_DINV#34

H_RESET#4
H_ADS#4
H_TRDY#4
H_DPWR#4
H_DRDY#4
H_DEFER#4
H_HITM#4
H_HIT#4
H_LOCK#4
H_BR0#4
H_BNR#4
H_BPRI#4
H_DBSY#4
H_CPUSLP#4

H_RS#[0..2]4

221_0603_1%

H_SWNG1

1

C359

2

100_0402_1%

0.1U_0402_16V4Z

U4B

AE35
AF39
AG35
AH39

AC35
AE39
AF35
AG39

AE37
AF41
AG37
AH41

AC37
AE41
AF37
AG41

AY35

AR1

AW7

AW40
AW35

AT1
AY7

AY40
AU20

AT20
BA29
AY29

AW13
AW12

AY21

AW21

AL20
AF10

BA13
BA12
AY20
AU21

AV9
AT9

AK1

AK41

G28

F25

H26

G6
AH33
AH34

K28

CALISTOGA_A2_FCBGA1466

Layout Note:
Route as short
as possible

12

R412

40.2_0402_1%

DMIRXN0
DMIRXN1
DMIRXN2
DMIRXN3

DMIRXP0
DMIRXP1
DMIRXP2
DMIRXP3

DMITXN0
DMITXN1
DMITXN2
DMITXN3

DMITXP0
DMITXP1
DMITXP2
DMITXP3

SM_CK0
SM_CK1
SM_CK2
SM_CK3

SM_CK0#
SM_CK1#
SM_CK2#
SM_CK3#

SM_CKE0
SM_CKE1
SM_CKE2
SM_CKE3

SM_CS0#
SM_CS1#
SM_CS2#
SM_CS3#

SM_OCDCOMP0
SM_OCDCOMP1

SM_ODT0
SM_ODT1
SM_ODT2
SM_ODT3

SM_RCOMPN
SM_RCOMPP

SM_VREF0
SM_VREF1

PM_BMBUSY#
PM_EXTTS0#
PM_EXTTS1#
PM_THERMTRIP#
PWROK
RSTIN#

ICH_SYNC#

12

R400

40.2_0402_1%

DMI

DDR MUXING

M_OCDOCMP0
M_OCDOCMP1

PM

DDR_THERM#13,14

+1.8V

12

12

R409

100_0402_1%@

12

R411

100_0402_1%@

DMI_TXN0
DMI_TXN1
DMI_TXN2
DMI_TXN3

DMI_TXP0
DMI_TXP1
DMI_TXP2
DMI_TXP3

DMI_RXN0
DMI_RXN1
DMI_RXN2
DMI_RXN3

DMI_RXP0
DMI_RXP1
DMI_RXP2
DMI_RXP3

M_CLK_DDR0
M_CLK_DDR1
M_CLK_DDR2
M_CLK_DDR3

M_CLK_DDR#0
M_CLK_DDR#1
M_CLK_DDR#2
M_CLK_DDR#3

DDR_CKE0_DIMMA
DDR_CKE1_DIMMA
DDR_CKE2_DIMMB
DDR_CKE3_DIMMB

DDR_CS0_DIMMA#
DDR_CS1_DIMMA#
DDR_CS2_DIMMB#
DDR_CS3_DIMMB#

M_OCDOCMP0
M_OCDOCMP1

M_ODT0
M_ODT1
M_ODT2
M_ODT3

SMRCOMPN
SMRCOMPP

PM_BMBUSY#
PM_EXTTS#0
PM_EXTTS#1
H_THERMTRIP#
PWROK
PLTRST_R#

PWROK

DMI_TXN021
DMI_TXN121
DMI_TXN221
DMI_TXN321

DMI_TXP021
DMI_TXP121
DMI_TXP221
DMI_TXP321

DMI_RXN021
DMI_RXN121
DMI_RXN221
DMI_RXN321

DMI_RXP021
DMI_RXP121
DMI_RXP221
DMI_RXP321

M_CLK_DDR013
M_CLK_DDR113
M_CLK_DDR214
M_CLK_DDR314

M_CLK_DDR#013
M_CLK_DDR#113
M_CLK_DDR#214
M_CLK_DDR#314

DDR_CKE0_DIMMA13
DDR_CKE1_DIMMA13
DDR_CKE2_DIMMB14
DDR_CKE3_DIMMB14

DDR_CS0_DIMMA#13
DDR_CS1_DIMMA#13
DDR_CS2_DIMMB#14
DDR_CS3_DIMMB#14

+1.8V

R41980.6_0402_1%
R41380.6_0402_1%

DPRSLPVR21,45

VGATE_INTEL21,45

V_DDR_MCH_REF13,14,44

R650_0402_5%

PLT_RST#19,20,21,23,25,27,32,33

PM_POK21,33

R5970_0402_5%@
R5900_0402_5%

M_ODT013
M_ODT113
M_ODT214
M_ODT314

1 2
1 2

V_DDR_MCH_REF

PM_BMBUSY#21

1 2

H_THERMTRIP#4,20

R408100_0402_1%

MCH_ICH_SYNC#19

1 2
1 2

Layout Note:
V_DDR_MCH_REF
trace width and
spacing is 20/20.

V_DDR_MCH_REF

1

C385

2

0.1U_0402_16V4Z

Stuff R1202 & R1203 for A1 Calistoga

Security Classification

Issued Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

2005/03/102006/03/10

Compal Secret Data

Deciphered Date

2

CFG0
CFG1
CFG2
CFG3
CFG4
CFG5
CFG6
CFG7
CFG8

CFG9
CFG10
CFG11
CFG12
CFG13
CFG14
CFG15
CFG16

CFG

CFG17
CFG18
CFG19
CFG20

G_CLKP

G_CLKN

D_REF_CLKN
D_REF_CLKP

CLKNC

D_REF_SSCLKN
D_REF_SSCLKP

CLK_REQ#

NC0
NC1
NC2
NC3
NC4
NC5
NC6
NC7
NC8

NC9
NC10
NC11
NC12
NC13
NC14
NC15
NC16
NC17
NC18

RESERVED1
RESERVED2
RESERVED3
RESERVED4
RESERVED5
RESERVED6
RESERVED7
RESERVED8

RESERVED9
RESERVED10
RESERVED11
RESERVED12
RESERVED13

RESERVED

PM_EXTTS#0

PM_EXTTS#1

GMCH_A27

GMCH_A26

GMCH_C40

GMCH_D41

Title

SizeDocument NumberRev

Date:Sheet of

Description at page11.

MCH_CLKSEL0

K16

MCH_CLKSEL1

K18

MCH_CLKSEL2

J18

CFG3

F18

CFG4

E15

CFG5

F15

CFG6

E18

CFG7

D19

CFG8

D16

CFG9

G16

CFG10

E16

CFG11

D15

CFG12

G15

CFG13

K15

CFG14

C15

CFG15

H16

CFG16

G18

CFG17

H15

CFG18

J25

CFG19

K27

CFG20

J26

CLK_MCH_3GPLL

AG33

CLK_MCH_3GPLL#

AF33

GMCH_A27

A27

GMCH_A26

A26

GMCH_C40

C40

GMCH_D41

D41

CLKREQC#

H32

A3
A39
A4
A40
AW1
AW41
AY1
BA1
BA2
BA3
BA39
BA40
BA41
C1
AY41
B2
B41
C41
D1

T32
R32
F3
F7
AG11
AF11
H7
J19
A41
A34
D28
D27
A35

R353

10K_0402_5%

R362

10K_0402_5%@

R15

10K_0402_5%

R14

10K_0402_5%

R338

10K_0402_5%

R342

10K_0402_5%

R343

0_0402_5%

5/16

PAD
PAD

PAD
PAD
PAD

PAD
PAD

PAD

12

12

8/24

12

12

12

12

PM_EXTTS#0DDR_THERM#

12

MCH_CLKSEL015
MCH_CLKSEL115

MCH_CLKSEL215

T1
T2

CFG511

T4

CFG711

T3

CFG911

T7

CFG1111

CFG1211

CFG1311

T6
T5

CFG1611

T8

CFG1811

CFG1911

CFG2011

CLK_MCH_3GPLL15

CLK_MCH_3GPLL#15

CLKREQC#15

+3VS

Compal Electronics, Inc.

Calistoga (1/6)

LA-2821P

752Friday, November 25, 2005

1

0.5

5

DD

4

3

2

1

DDR_A_BS#013
DDR_A_BS#113
DDR_A_BS#213

DDR_A_DM[0..7]13

DDR_A_DQS[0..7]13

CC

DDR_A_DQS#[0..7]13

DDR_A_MA[0..13]13

BB

DDR_A_CAS#13
DDR_A_RAS#13

DDR_A_WE#13

T11PAD
T12PAD T10PAD

DDR_A_BS#0
DDR_A_BS#1
DDR_A_BS#2

DDR_A_DM0
DDR_A_DM1
DDR_A_DM2
DDR_A_DM3
DDR_A_DM4
DDR_A_DM5
DDR_A_DM6
DDR_A_DM7

DDR_A_DQS0
DDR_A_DQS1
DDR_A_DQS2
DDR_A_DQS3
DDR_A_DQS4
DDR_A_DQS5
DDR_A_DQS6
DDR_A_DQS7

DDR_A_DQS#0
DDR_A_DQS#1
DDR_A_DQS#2
DDR_A_DQS#3
DDR_A_DQS#4
DDR_A_DQS#5
DDR_A_DQS#6
DDR_A_DQS#7

DDR_A_MA0
DDR_A_MA1
DDR_A_MA2
DDR_A_MA3
DDR_A_MA4
DDR_A_MA5

DDR_A_MA7
DDR_A_MA8
DDR_A_MA9
DDR_A_MA10
DDR_A_MA11 DDR_B_MA11
DDR_A_MA12
DDR_A_MA13

DDR_A_CAS#
DDR_A_RAS#
DDR_A_WE#
SA_RCVENIN#
SA_RCVENOUT#

U4D

AU12

SA_BS0

AV14

SA_BS1

BA20

SA_BS2

AJ33

SA_DM0

AM35

SA_DM1

AL26

SA_DM2

AN22

SA_DM3

AM14

SA_DM4

AL9

SA_DM5

AR3

SA_DM6

AH4

SA_DM7

AK33

SA_DQS0

AT33

SA_DQS1

AN28

SA_DQS2

AM22

SA_DQS3

AN12

SA_DQS4

AN8

SA_DQS5

AP3

SA_DQS6

AG5

SA_DQS7

AK32

SA_DQS0#

AU33

SA_DQS1#

AN27

SA_DQS2#

AM21

SA_DQS3#

AM12

SA_DQS4#

AL8

SA_DQS5#

AN3

SA_DQS6#

AH5

SA_DQS7#

AY16

SA_MA0

AU14

SA_MA1

AW16

SA_MA2

BA16

SA_MA3

BA17

SA_MA4

AU16

SA_MA5

AV17

SA_MA6

AU17

SA_MA7

AW17

SA_MA8

AT16

SA_MA9

AU13

SA_MA10

AT17

SA_MA11

AV20

SA_MA12

AV12

SA_MA13

AY13

SA_CAS#

AW14

SA_RAS#

AY14

SA_WE#

AK23

SA_RCVENIN#

AK24

SA_RCVENOUT#

CALISTOGA_A2_FCBGA1466

SA_DQ0
SA_DQ1
SA_DQ2
SA_DQ3
SA_DQ4
SA_DQ5
SA_DQ6
SA_DQ7
SA_DQ8

SA_DQ9
SA_DQ10
SA_DQ11
SA_DQ12
SA_DQ13
SA_DQ14
SA_DQ15
SA_DQ16
SA_DQ17
SA_DQ18
SA_DQ19
SA_DQ20
SA_DQ21
SA_DQ22
SA_DQ23
SA_DQ24
SA_DQ25
SA_DQ26
SA_DQ27
SA_DQ28
SA_DQ29
SA_DQ30
SA_DQ31
SA_DQ32
SA_DQ33
SA_DQ34
SA_DQ35
SA_DQ36
SA_DQ37
SA_DQ38
SA_DQ39

DDR SYS MEMORY A

SA_DQ40
SA_DQ41
SA_DQ42
SA_DQ43
SA_DQ44
SA_DQ45
SA_DQ46
SA_DQ47
SA_DQ48
SA_DQ49
SA_DQ50
SA_DQ51
SA_DQ52
SA_DQ53
SA_DQ54
SA_DQ55
SA_DQ56
SA_DQ57
SA_DQ58
SA_DQ59
SA_DQ60
SA_DQ61
SA_DQ62
SA_DQ63

AJ35
AJ34
AM31
AM33
AJ36
AK35
AJ32
AH31
AN35
AP33
AR31
AP31
AN38
AM36
AM34
AN33
AK26
AL27
AM26
AN24
AK28
AL28
AM24
AP26
AP23
AL22
AP21
AN20
AL23
AP24
AP20
AT21
AR12
AR14
AP13
AP12
AT13
AT12
AL14
AL12
AK9
AN7
AK8
AK7
AP9
AN9
AT5
AL5
AY2
AW2
AP1
AN2
AV2
AT3
AN1
AL2
AG7
AF9
AG4
AF6
AG9
AH6
AF4
AF8

DDR_A_D0
DDR_A_D1
DDR_A_D2
DDR_A_D3
DDR_A_D4
DDR_A_D5
DDR_A_D6
DDR_A_D7
DDR_A_D8
DDR_A_D9
DDR_A_D10
DDR_A_D11
DDR_A_D12
DDR_A_D13
DDR_A_D14
DDR_A_D15
DDR_A_D16
DDR_A_D17
DDR_A_D18
DDR_A_D19
DDR_A_D20
DDR_A_D21
DDR_A_D22
DDR_A_D23
DDR_A_D24
DDR_A_D25
DDR_A_D26
DDR_A_D27
DDR_A_D28
DDR_A_D29
DDR_A_D30
DDR_A_D31
DDR_A_D32
DDR_A_D33
DDR_A_D34
DDR_A_D35
DDR_A_D36
DDR_A_D37
DDR_A_D38
DDR_A_D39
DDR_A_D40
DDR_A_D41
DDR_A_D42
DDR_A_D43
DDR_A_D44
DDR_A_D45
DDR_A_D46
DDR_A_D47
DDR_A_D48
DDR_A_D49
DDR_A_D50
DDR_A_D51
DDR_A_D52
DDR_A_D53
DDR_A_D54
DDR_A_D55
DDR_A_D56
DDR_A_D57
DDR_A_D58
DDR_A_D59
DDR_A_D60
DDR_A_D61
DDR_A_D62
DDR_A_D63

DDR_A_D[0..63]13 DDR_B_D[0..63]14

DDR_B_BS#014
DDR_B_BS#114
DDR_B_BS#214

DDR_B_DM[0..7]14

DDR_B_DQS[0..7]14

DDR_B_DQS#[0..7]14

DDR_B_MA[0..13]14

DDR_B_CAS#14

DDR_B_RAS#14

DDR_B_WE#14

T9PAD

DDR_B_BS#0
DDR_B_BS#1
DDR_B_BS#2

DDR_B_DM0
DDR_B_DM1
DDR_B_DM2
DDR_B_DM3
DDR_B_DM4
DDR_B_DM5
DDR_B_DM6
DDR_B_DM7

DDR_B_DQS0
DDR_B_DQS1
DDR_B_DQS2
DDR_B_DQS3
DDR_B_DQS4
DDR_B_DQS5
DDR_B_DQS6
DDR_B_DQS7

DDR_B_DQS#0
DDR_B_DQS#1
DDR_B_DQS#2
DDR_B_DQS#3
DDR_B_DQS#4
DDR_B_DQS#5
DDR_B_DQS#6
DDR_B_DQS#7

DDR_B_MA0
DDR_B_MA1
DDR_B_MA2
DDR_B_MA3
DDR_B_MA4
DDR_B_MA5
DDR_B_MA6DDR_A_MA6
DDR_B_MA7
DDR_B_MA8
DDR_B_MA9
DDR_B_MA10

DDR_B_MA12
DDR_B_MA13

DDR_B_CAS#
DDR_B_RAS#
DDR_B_WE#
SB_RCVENIN#
SB_RCVENOUT#

U4E

AT24

SB_BS0

AV23

SB_BS1

AY28

SB_BS2

AK36

SB_DM0

AR38

SB_DM1

AT36

SB_DM2

BA31

SB_DM3

AL17

SB_DM4

AH8

SB_DM5

BA5

SB_DM6

AN4

SB_DM7

AM39

SB_DQS0

AT39

SB_DQS1

AU35

SB_DQS2

AR29

SB_DQS3

AR16

SB_DQS4

AR10

SB_DQS5

AR7

SB_DQS6

AN5

SB_DQS7

AM40

SB_DQS0#

AU39

SB_DQS1#

AT35

SB_DQS2#

AP29

SB_DQS3#

AP16

SB_DQS4#

AT10

SB_DQS5#

AT7

SB_DQS6#

AP5

SB_DQS7#

AY23

SB_MA0

AW24

SB_MA1

AY24

SB_MA2

AR28

SB_MA3

AT27

SB_MA4

AT28

SB_MA5

AU27

SB_MA6

AV28

SB_MA7

AV27

SB_MA8

AW27

SB_MA9

AV24

SB_MA10

BA27

SB_MA11

AY27

SB_MA12

AR23

SB_MA13

AR24

SB_CAS#

AU23

SB_RAS#

AR27

SB_WE#

AK16

SB_RCVENIN#

AK18

SB_RCVENOUT#

CALISTOGA_A2_FCBGA1466

SB_DQ0
SB_DQ1
SB_DQ2
SB_DQ3
SB_DQ4
SB_DQ5
SB_DQ6
SB_DQ7
SB_DQ8

SB_DQ9
SB_DQ10
SB_DQ11
SB_DQ12
SB_DQ13
SB_DQ14
SB_DQ15
SB_DQ16
SB_DQ17
SB_DQ18
SB_DQ19
SB_DQ20
SB_DQ21
SB_DQ22
SB_DQ23
SB_DQ24
SB_DQ25
SB_DQ26
SB_DQ27
SB_DQ28
SB_DQ29
SB_DQ30
SB_DQ31
SB_DQ32
SB_DQ33
SB_DQ34
SB_DQ35
SB_DQ36
SB_DQ37
SB_DQ38
SB_DQ39

DDR SYS MEMORY B

SB_DQ40
SB_DQ41
SB_DQ42
SB_DQ43
SB_DQ44
SB_DQ45
SB_DQ46
SB_DQ47
SB_DQ48
SB_DQ49
SB_DQ50
SB_DQ51
SB_DQ52
SB_DQ53
SB_DQ54
SB_DQ55
SB_DQ56
SB_DQ57
SB_DQ58
SB_DQ59
SB_DQ60
SB_DQ61
SB_DQ62
SB_DQ63

AJ37
AP39
AR41
AJ38
AK38
AN41
AP41
AT40
AV41
AU38
AV38
AP38
AR40
AW38
AY38
BA38
AV36
AR36
AP36
BA36
AU36
AP35
AP34
AY33
BA33
AT31
AU29
AU31
AW31
AV29
AW29
AM19
AL19
AP14
AN14
AN17
AM16
AP15
AL15
AJ11
AH10
AJ9
AN10
AK13
AH11
AK10
AJ8
BA10
AW10
BA4
AW4
AY10
AY9
AW5
AY5
AV4
AR5
AK4
AK3
AT4
AK5
AJ5
AJ3

DDR_B_D1
DDR_B_D2
DDR_B_D3
DDR_B_D4
DDR_B_D5
DDR_B_D6
DDR_B_D7
DDR_B_D8
DDR_B_D9
DDR_B_D10
DDR_B_D11
DDR_B_D12
DDR_B_D13
DDR_B_D14
DDR_B_D15
DDR_B_D16
DDR_B_D17
DDR_B_D18
DDR_B_D19
DDR_B_D20
DDR_B_D21
DDR_B_D22
DDR_B_D23
DDR_B_D24
DDR_B_D25
DDR_B_D26
DDR_B_D27
DDR_B_D28
DDR_B_D29
DDR_B_D30
DDR_B_D31
DDR_B_D32
DDR_B_D33
DDR_B_D34
DDR_B_D35
DDR_B_D36
DDR_B_D37
DDR_B_D38
DDR_B_D39
DDR_B_D40
DDR_B_D41
DDR_B_D42
DDR_B_D43
DDR_B_D44
DDR_B_D45
DDR_B_D46
DDR_B_D47
DDR_B_D48
DDR_B_D49
DDR_B_D50
DDR_B_D51
DDR_B_D52
DDR_B_D53
DDR_B_D54
DDR_B_D55
DDR_B_D56
DDR_B_D57
DDR_B_D58
DDR_B_D59
DDR_B_D60
DDR_B_D61
DDR_B_D62
DDR_B_D63

DDR_B_D0

AK39

AA

Security Classification

Issued Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

5

4

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

3

2005/03/102006/03/10

Compal Secret Data

Deciphered Date

Title

SizeDocument NumberRev

2

Date:Sheet of

Compal Electronics, Inc.

Calistoga (2/6)

LA-2821P

852Friday, November 25, 2005

1

0.5

5

DD

CC

R36310K_0402_5%

BB

R35510K_0402_5%

+VCCP

4

U4C

H27

SDVOCTRL_DATA

H28

SDVOCTRL_CLK

B37

LA_DATA0

B34

LA_DATA1

A36

LA_DATA2

C37

LA_DATA#0

B35

LA_DATA#1

A37

LA_DATA#2

F30

LB_DATA0

D29

LB_DATA1

F28

LB_DATA2

G30

LB_DATA#0

D30

LB_DATA#1

F29

LB_DATA#2

A32

LA_CLK

A33

LA_CLK#

E26

LB_CLK

E27

LB_CLK#

D32

LBKLT_CTL

J30

LBKLT_EN

H30

LCTLA_CLK

H29

LCTLB_DATA

G26

LDDC_CLK

G25

LDDC_DATA

F32

LVDD_EN

B38

LIBG

C35

LVBG

C33

LVREFH

C32

LVREFL

+1.5VS

A16

TVDAC_A

C18

TVDAC_B

A19

TVDAC_C

J20

TV_IREF

B16

TV_IRTNA

B18

TV_IRTNB

B19

TV_IRTNC

J29

TV_DCONSEL1

K30

TV_DCONSEL0

C26

DDCCLK

C25

DDCDATA

12
12

H23

VSYNC

G23

HSYNC

E23

BLUE

D23

BLUE#

C22

GREEN

B22

GREEN#

A21

RED

B21

RED#

J22

CRT_IREF

CALISTOGA_A2_FCBGA1466

LVDS

TV CRT

PCI-EXPRESS GRAPHICS

3

PEGCOMP trace width

L

and spacing is 18/25 mils.

D40

EXP_COMPI

D38

EXP_COMPO

F34

EXP_RXN0

G38

EXP_RXN1

H34

EXP_RXN2

J38

EXP_RXN3

L34

EXP_RXN4

M38

EXP_RXN5

N34

EXP_RXN6

P38

EXP_RXN7

R34

EXP_RXN8

T38

EXP_RXN9

V34

EXP_RXN10

W38

EXP_RXN11

Y34

EXP_RXN12

AA38

EXP_RXN13

AB34

EXP_RXN14

AC38

EXP_RXN15

D34

EXP_RXP0

F38

EXP_RXP1

G34

EXP_RXP2

H38

EXP_RXP3

J34

EXP_RXP4

L38

EXP_RXP5

M34

EXP_RXP6

N38

EXP_RXP7

P34

EXP_RXP8

R38

EXP_RXP9

T34

EXP_RXP10

V38

EXP_RXP11

W34

EXP_RXP12

Y38

EXP_RXP13

AA34

EXP_RXP14

AB38

EXP_RXP15

F36

EXP_TXN0

G40

EXP_TXN1

H36

EXP_TXN2

J40

EXP_TXN3

L36

EXP_TXN4

M40

EXP_TXN5

N36

EXP_TXN6

P40

EXP_TXN7

R36

EXP_TXN8

T40

EXP_TXN9

V36

EXP_TXN10

W40

EXP_TXN11

Y36

EXP_TXN12

AA40

EXP_TXN13

AB36

EXP_TXN14

AC40

EXP_TXN15

D36

EXP_TXP0

F40

EXP_TXP1

G36

EXP_TXP2

H40

EXP_TXP3

J36

EXP_TXP4

L40

EXP_TXP5

M36

EXP_TXP6

N40

EXP_TXP7

P36

EXP_TXP8

R40

EXP_TXP9

T36

EXP_TXP10

V40

EXP_TXP11

W36

EXP_TXP12

Y40

EXP_TXP13

AA36

EXP_TXP14

AB40

EXP_TXP15

PEGCOMP

PEG_RXP15
PEG_RXP14
PEG_RXP13
PEG_RXP12
PEG_RXP11
PEG_RXP10
PEG_RXP9
PEG_RXP8
PEG_RXP7
PEG_RXP6
PEG_RXP5
PEG_RXP4
PEG_RXP3
PEG_RXP2
PEG_RXP1
PEG_RXP0

PEG_RXN15
PEG_RXN14
PEG_RXN13
PEG_RXN12
PEG_RXN11
PEG_RXN10
PEG_RXN9
PEG_RXN8
PEG_RXN7
PEG_RXN6
PEG_RXN5
PEG_RXN4
PEG_RXN3
PEG_RXN2
PEG_RXN1
PEG_RXN0

PEG_TXP15
PEG_TXP14
PEG_TXP13
PEG_TXP12
PEG_TXP11
PEG_TXP10
PEG_TXP9
PEG_TXP8
PEG_TXP7
PEG_TXP6
PEG_TXP5
PEG_TXP4
PEG_TXP3
PEG_TXP2
PEG_TXP1
PEG_TXP0

PEG_TXN15
PEG_TXN14
PEG_TXN13
PEG_TXN12
PEG_TXN11
PEG_TXN10
PEG_TXN9
PEG_TXN8
PEG_TXN7
PEG_TXN6
PEG_TXN5
PEG_TXN4
PEG_TXN3
PEG_TXN2
PEG_TXN1
PEG_TXN0

+1.5VS_PCIE

R331

24.9_0402_1%

1 2

C220.1U_0402_16V4Z
C240.1U_0402_16V4Z
C260.1U_0402_16V4Z
C300.1U_0402_16V4Z
C320.1U_0402_16V4Z
C340.1U_0402_16V4Z
C370.1U_0402_16V4Z
C410.1U_0402_16V4Z
C450.1U_0402_16V4Z
C470.1U_0402_16V4Z
C490.1U_0402_16V4Z
C510.1U_0402_16V4Z
C530.1U_0402_16V4Z
C560.1U_0402_16V4Z
C580.1U_0402_16V4Z
C610.1U_0402_16V4Z

C200.1U_0402_16V4Z
C230.1U_0402_16V4Z
C250.1U_0402_16V4Z
C280.1U_0402_16V4Z
C310.1U_0402_16V4Z
C330.1U_0402_16V4Z
C350.1U_0402_16V4Z
C380.1U_0402_16V4Z
C430.1U_0402_16V4Z
C460.1U_0402_16V4Z
C480.1U_0402_16V4Z
C500.1U_0402_16V4Z
C520.1U_0402_16V4Z
C540.1U_0402_16V4Z
C570.1U_0402_16V4Z
C600.1U_0402_16V4Z

PEG_RXP[0..15]18

PEG_RXN[0..15]18

PEG_M_TXP15
PEG_M_TXP14
PEG_M_TXP13
PEG_M_TXP12
PEG_M_TXP11
PEG_M_TXP10
PEG_M_TXP9
PEG_M_TXP8
PEG_M_TXP7
PEG_M_TXP6
PEG_M_TXP5
PEG_M_TXP4
PEG_M_TXP3
PEG_M_TXP2
PEG_M_TXP1
PEG_M_TXP0

PEG_M_TXN15
PEG_M_TXN14
PEG_M_TXN13
PEG_M_TXN12
PEG_M_TXN11
PEG_M_TXN10
PEG_M_TXN9
PEG_M_TXN8
PEG_M_TXN7
PEG_M_TXN6
PEG_M_TXN5
PEG_M_TXN4
PEG_M_TXN3
PEG_M_TXN2
PEG_M_TXN1
PEG_M_TXN0

2

PEG_M_TXP[0..15]18

PEG_M_TXN[0..15]18

1

AA

Security Classification

Issued Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

5

4

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

3

2005/03/102006/03/10

Compal Secret Data

Deciphered Date

Title

SizeDocument NumberRev

2

Date:Sheet of

Compal Electronics, Inc.

Calistoga (3/6)

LA-2821P

952Friday, November 25, 2005

1

0.5

5

4

3

2

1

DD

1

+

C42

220U_D2_2VK_R9

CC

BB

AA

2

1

C339

2

4.7U_0805_10V4Z

1

C336

2

1

0.22U_0603_10V7K

2

+VCCP

1

C368

2

2.2U_0805_16V4Z

MCH_A6

1

C317

2

0.47U_0603_10V7K

MCH_D2

C318

MCH_AB1

1

C55

0.22U_0603_10V7K

2

0.47U_0603_10V7K

+1.5VS

U4H

AC14

VTT0

AB14

VTT1

W14

VTT2

V14

VTT3

T14

VTT4

R14

VTT5

P14

VTT6

N14

VTT7

M14

VTT8

L14

VTT9

AD13

VTT10

AC13

VTT11

AB13

VTT12

AA13

VTT13

Y13

VTT14

W13

VTT15

V13

VTT16

U13

VTT17

T13

VTT18

R13

VTT19

N13

VTT20

M13

VTT21

L13

VTT22

AB12

VTT23

AA12

VTT24

Y12

VTT25

W12

VTT26

V12

VTT27

U12

VTT28

T12

VTT29

R12

VTT30

P12

VTT31

N12

VTT32

M12

VTT33

L12

VTT34

R11

VTT35

P11

VTT36

N11

VTT37

M11

VTT38

R10

VTT39

P10

VTT40

N10

VTT41

M10

VTT42

P9

VTT43

N9

VTT44

M9

VTT45

R8

VTT46

P8

VTT47

N8

VTT48

M8

VTT49

P7

VTT50

N7

VTT51

M7

VTT52

R6

VTT53

P6

VTT54

M6

VTT55

A6

VTT56

R5

VTT57

P5

VTT58

N5

VTT59

M5

VTT60

P4

VTT61

N4

VTT62

M4

VTT63

R3

VTT64

P3

VTT65

N3

VTT66

M3

VTT67

R2

VTT68

P2

VTT69

M2

VTT70

D2

VTT71

AB1

VTT72

R1

VTT73

P1

VTT74

N1

VTT75

M1

VTT76

AG14

VCCAUX32

AF14

VCCAUX33

AE14

VCCAUX34

Y14

VCCAUX35

AF13

VCCAUX36

AE13

VCCAUX37

AF12

VCCAUX38

AE12

VCCAUX39

AD12

VCCAUX40

CALISTOGA_A2_FCBGA1466

P O W E R

VCC_SYNC

VCCTX_LVDS0
VCCTX_LVDS1
VCCTX_LVDS2

VCC3G0
VCC3G1
VCC3G2
VCC3G3
VCC3G4
VCC3G5
VCC3G6

VCCA_3GPLL

VCCA_3GBG

VSSA_3GBG

VCCA_CRTDAC0
VCCA_CRTDAC1
VSSA_CRTDAC2

VCCA_DPLLA
VCCA_DPLLB

VCCA_HPLL

VCCA_LVDS
VSSA_LVDS

VCCA_MPLL

VCCA_TVBG

VSSA_TVBG

VCCA_TVDACA0
VCCA_TVDACA1
VCCA_TVDACB0

VCCA_TVDACB1
VCCA_TVDACC0
VCCA_TVDACC1

VCCD_HMPLL0
VCCD_HMPLL1

VCCD_LVDS0
VCCD_LVDS1
VCCD_LVDS2

VCCD_TVDAC

VCCDQ_TVDAC

VCCHV0
VCCHV1
VCCHV2

VCCAUX0
VCCAUX1
VCCAUX2
VCCAUX3
VCCAUX4
VCCAUX5
VCCAUX6
VCCAUX7
VCCAUX8

VCCAUX9
VCCAUX10
VCCAUX11
VCCAUX12
VCCAUX13
VCCAUX14
VCCAUX15
VCCAUX16
VCCAUX17
VCCAUX18
VCCAUX19
VCCAUX20
VCCAUX21
VCCAUX22
VCCAUX23
VCCAUX24
VCCAUX25
VCCAUX26
VCCAUX27
VCCAUX28
VCCAUX29
VCCAUX30
VCCAUX31

H22

B30
C30
A30

AB41
AJ41
L41
N41
R41
V41
Y41

AC33
G41
H41

E21
F21
G21

B26
C39
AF1

A38
B39

AF2
H20

G20

E19
F19
C20
D20
E20
F20

AH1
AH2

A28
B28
C28

D21
H19

A23
B23
B25

AK31
AF31
AE31
AC31
AL30
AK30
AJ30
AH30
AG30
AF30
AE30
AD30
AC30
AG29
AF29
AE29
AD29
AC29
AG28
AF28
AE28
AH22
AJ21
AH21
AJ20
AH20
AH19
P19
P16
AH15
P15
AH14

W=40 mils

220U_D2_4VM_R25

+1.5VS_3GPLL
+2.5VS

MCH_CRTDAC

PAD-No SHORT 2x2m

R333

1 2

0_0805_5% @

+1.5VS_HPLL

1 2

R356

0_0805_5%

+1.5VS_MPLL
+1.5VS

+1.5VS

+1.5VS

+1.5VS_TVDAC

+1.5VS

1

C377

2

C297

9/15

J5

2 1

PAD-SHORT 2x2m

J4

2 1

1

2

C322

0.1U_0402_16V4Z

0.1U_0402_16V4Z

+1.5VS_PCIE

10U_0805_6.3V6M

1

+

2

+VCCP

+2.5VS

+3VS

1

C320
10U_0805_6.3V6M

2

1

2

C315

R410

0_0805_5%

C380

1

10U_0805_6.3V6M

2

12

+1.5VS

+2.5VS

1

C329

2

0.1U_0402_16V4Z

close pin G41

PCI-E/MEM/PSB PLL decoupling

R398

1 2

0.5_0805_1%

1

1

C371

0.1U_0402_16V4Z

2

C378
10U_0805_6.3V6M

2

+1.5VS_MPLL

45mA Max.45mA Max.

1

C373

0.1U_0402_16V4Z

2

R23

0_0805_5%

1

C62
10U_0805_6.3V6M

2

R396

0_0805_5%

0.1U_0402_16V4Z@

12

12

C387

+1.5VS+1.5VS_3GPLL

+1.5VS_TVDAC +1.5VS

0.022U_0402_16V7K@

1

2

0.1U_0402_16V4Z

1

2

+1.5VS_HPLL

1

C374

2

C324

10U_0805_6.3V6M@

0_0805_5%

1

C316

2

0_0805_5%

1

C59
10U_0805_6.3V6M

2

R332

R22

12

1

C319

0.022U_0402_16V7K@

2

12

+1.5VS+1.5VS

Security Classification

Issued Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

5

4

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

2005/03/102006/03/10

3

Compal Secret Data

Deciphered Date

Compal Electronics, Inc.

Title

SizeDocument NumberRev

2

Date:Sheet of

Calistoga (4/6)

LA-2821P

1052Friday, November 25, 2005

1

0.5

5 4 3 2

1

Strap Pin Table

CFG[3:17] have internal pull up

+VCCP

DD

1

1

C367

2

0.22U_0603_10V7K

10U_0805_6.3V6M

1

C337

2

10U_0805_6.3V6M

CC

330U_D2E_2.5VM_R9@

BB

C333

C375

2

0.22U_0603_10V7K

1

C338

C343

2

C64

220U_D2_2VK_R9

1

C386

+

2

0.22U_0603_10V7K

1U_0603_10V4Z

1

2

1

2

+VCCP

1

+

2

U4F

AD27

VCC_NCTF0

AC27

VCC_NCTF1

AB27

VCC_NCTF2

AA27

VCC_NCTF3

Y27

VCC_NCTF4

W27

VCC_NCTF5

V27

VCC_NCTF6

U27

VCC_NCTF7

T27

VCC_NCTF8

R27

VCC_NCTF9

AD26

VCC_NCTF10

AC26

VCC_NCTF11

AB26

VCC_NCTF12

AA26

VCC_NCTF13

Y26

VCC_NCTF14

W26

VCC_NCTF15

V26

VCC_NCTF16

U26

VCC_NCTF17

T26

VCC_NCTF18

R26

VCC_NCTF19

AD25

VCC_NCTF20

AC25

VCC_NCTF21

AB25

VCC_NCTF22

AA25

VCC_NCTF23

Y25

VCC_NCTF24

W25

VCC_NCTF25

V25

VCC_NCTF26

U25

VCC_NCTF27

T25

VCC_NCTF28

R25

VCC_NCTF29

AD24

VCC_NCTF30

AC24

VCC_NCTF31

AB24

VCC_NCTF32

AA24

VCC_NCTF33

Y24

VCC_NCTF34

W24

VCC_NCTF35

V24

VCC_NCTF36

U24

VCC_NCTF37

T24

VCC_NCTF38

R24

VCC_NCTF39

AD23

VCC_NCTF40

V23

VCC_NCTF41

U23

VCC_NCTF42

T23

VCC_NCTF43

R23

VCC_NCTF44

AD22

VCC_NCTF45

V22

VCC_NCTF46

U22

VCC_NCTF47

T22

VCC_NCTF48

R22

VCC_NCTF49

AD21

VCC_NCTF50

V21

VCC_NCTF51

U21

VCC_NCTF52

T21

VCC_NCTF53

R21

VCC_NCTF54

AD20

VCC_NCTF55

V20

VCC_NCTF56

U20

VCC_NCTF57

T20

VCC_NCTF58

R20

VCC_NCTF59

AD19

VCC_NCTF60

V19

VCC_NCTF61

U19

VCC_NCTF62

T19

VCC_NCTF63

AD18

VCC_NCTF64

AC18

VCC_NCTF65

AB18

VCC_NCTF66

AA18

VCC_NCTF67

Y18

VCC_NCTF68

W18

VCC_NCTF69

V18

VCC_NCTF70

U18

VCC_NCTF71

T18

VCC_NCTF72

M19

VCC100

L19

VCC101

N18

VCC102

M18

VCC103

L18

VCC104

P17

VCC105

N17

VCC106

M17

VCC107

N16

VCC108

M16

VCC109

L16

VCC110

CALISTOGA_A2_FCBGA1466

VCCAUX_NCTF0
VCCAUX_NCTF1
VCCAUX_NCTF2
VCCAUX_NCTF3
VCCAUX_NCTF4
VCCAUX_NCTF5
VCCAUX_NCTF6
VCCAUX_NCTF7
VCCAUX_NCTF8

VCCAUX_NCTF9
VCCAUX_NCTF10
VCCAUX_NCTF11
VCCAUX_NCTF12
VCCAUX_NCTF13
VCCAUX_NCTF14
VCCAUX_NCTF15
VCCAUX_NCTF16
VCCAUX_NCTF17
VCCAUX_NCTF18
VCCAUX_NCTF19
VCCAUX_NCTF20
VCCAUX_NCTF21
VCCAUX_NCTF22
VCCAUX_NCTF23
VCCAUX_NCTF24
VCCAUX_NCTF25
VCCAUX_NCTF26
VCCAUX_NCTF27
VCCAUX_NCTF28
VCCAUX_NCTF29
VCCAUX_NCTF30
VCCAUX_NCTF31
VCCAUX_NCTF32
VCCAUX_NCTF33
VCCAUX_NCTF34
VCCAUX_NCTF35
VCCAUX_NCTF36

P O W E R

VCCAUX_NCTF37
VCCAUX_NCTF38
VCCAUX_NCTF39
VCCAUX_NCTF40
VCCAUX_NCTF41
VCCAUX_NCTF42
VCCAUX_NCTF43
VCCAUX_NCTF44
VCCAUX_NCTF45
VCCAUX_NCTF46
VCCAUX_NCTF47
VCCAUX_NCTF48
VCCAUX_NCTF49
VCCAUX_NCTF50
VCCAUX_NCTF51
VCCAUX_NCTF52
VCCAUX_NCTF53
VCCAUX_NCTF54
VCCAUX_NCTF55
VCCAUX_NCTF56
VCCAUX_NCTF57

VSS_NCTF0
VSS_NCTF1
VSS_NCTF2
VSS_NCTF3
VSS_NCTF4
VSS_NCTF5
VSS_NCTF6
VSS_NCTF7
VSS_NCTF8

VSS_NCTF9
VSS_NCTF10
VSS_NCTF11
VSS_NCTF12

VCC_SM100

VCC_SM101

VCC_SM102

VCC_SM103

VCC_SM104

VCC_SM105

VCC_SM106

VCC_SM107

AG27
AF27
AG26
AF26
AG25
AF25
AG24
AF24
AG23
AF23
AG22
AF22
AG21
AF21
AG20
AF20
AG19
AF19
R19
AG18
AF18
R18
AG17
AF17
AE17
AD17
AB17
AA17
W17
V17
T17
R17
AG16
AF16
AE16
AD16
AC16
AB16
AA16
Y16
W16
V16
U16
T16
R16
AG15
AF15
AE15
AD15
AC15
AB15
AA15
Y15
W15
V15
U15
T15
R15

AE27
AE26
AE25
AE24
AE23
AE22
AE21
AE20
AE19
AE18
AC17
Y17
U17

AR6
AP6
AN6
AL6
AK6
AJ6
AV1
AJ1

+1.5VS

VCCSM_LF2
VCCSM_LF1

+1.8V

1

1

C398

C390

2

2

0.47U_0603_10V7K

0.47U_0603_10V7K

Place near pin AV1 & AJ1

AA

+VCCP

AA33

AA32

AA31

AA30

AA29

AB28
AA28

AB23
AA23

AC22
AB22

AC21
AA21

AC20
AB20

AB19
AA19

U4G

VCC0

W33

VCC1

P33

VCC2

N33

VCC3

L33

VCC4

J33

VCC5
VCC6

Y32

VCC7

W32

VCC8

V32

VCC9

P32

VCC10

N32

VCC11

M32

VCC12

L32

VCC13

J32

VCC14
VCC15

W31

VCC16

V31

VCC17

T31

VCC18

R31

VCC19

P31

VCC20

N31

VCC21

M31

VCC22
VCC23

Y30

VCC24

W30

VCC25

V30

VCC26

U30

VCC27

T30

VCC28

R30

VCC29

P30

VCC30

N30

VCC31

M30

VCC32

L30

VCC33
VCC34

Y29

VCC35

W29

VCC36

V29

VCC37

U29

VCC38

R29

VCC39

P29

VCC40

M29

VCC41

L29

VCC42
VCC43
VCC44

Y28

VCC45

V28

VCC46

U28

VCC47

T28

VCC48

R28

VCC49

P28

VCC50

N28

VCC51

M28

VCC52

L28

VCC53

P27

VCC54

N27

VCC55

M27

VCC56

L27

VCC57

P26

VCC58

N26

VCC59

L26

VCC60

N25

VCC61

M25

VCC62

L25

VCC63

P24

VCC64

N24

VCC65

M24

VCC66
VCC67
VCC68

Y23

VCC69

P23

VCC70

N23

VCC71

M23

VCC72

L23

VCC73
VCC74
VCC75

Y22

VCC76

W22

VCC77

P22

VCC78

N22

VCC79

M22

VCC80

L22

VCC81
VCC82
VCC83

W21

VCC84

N21

VCC85

M21

VCC86

L21

VCC87
VCC88
VCC89

Y20

VCC90

W20

VCC91

P20

VCC92

N20

VCC93

M20

VCC94

L20

VCC95
VCC96
VCC97

Y19

VCC98

N19

VCC99

CALISTOGA_A2_FCBGA1466

P O W E R

VCC_SM0
VCC_SM1
VCC_SM2
VCC_SM3
VCC_SM4
VCC_SM5
VCC_SM6
VCC_SM7
VCC_SM8

VCC_SM9
VCC_SM10
VCC_SM11
VCC_SM12
VCC_SM13
VCC_SM14
VCC_SM15
VCC_SM16
VCC_SM17
VCC_SM18
VCC_SM19
VCC_SM20
VCC_SM21
VCC_SM22
VCC_SM23
VCC_SM24
VCC_SM25
VCC_SM26
VCC_SM27
VCC_SM28
VCC_SM29
VCC_SM30
VCC_SM31
VCC_SM32
VCC_SM33
VCC_SM34
VCC_SM35
VCC_SM36
VCC_SM37
VCC_SM38
VCC_SM39
VCC_SM40
VCC_SM41
VCC_SM42
VCC_SM43
VCC_SM44
VCC_SM45
VCC_SM46
VCC_SM47
VCC_SM48
VCC_SM49
VCC_SM50
VCC_SM51
VCC_SM52
VCC_SM53
VCC_SM54
VCC_SM55
VCC_SM56
VCC_SM57
VCC_SM58
VCC_SM59
VCC_SM60
VCC_SM61
VCC_SM62
VCC_SM63
VCC_SM64
VCC_SM65
VCC_SM66
VCC_SM67
VCC_SM68
VCC_SM69
VCC_SM70
VCC_SM71
VCC_SM72
VCC_SM73
VCC_SM74
VCC_SM75
VCC_SM76
VCC_SM77
VCC_SM78
VCC_SM79
VCC_SM80
VCC_SM81
VCC_SM82
VCC_SM83
VCC_SM84
VCC_SM85
VCC_SM86
VCC_SM87
VCC_SM88
VCC_SM89
VCC_SM90
VCC_SM91
VCC_SM92
VCC_SM93
VCC_SM94
VCC_SM95
VCC_SM96
VCC_SM97
VCC_SM98
VCC_SM99

AU41
AT41
AM41
AU40
BA34
AY34
AW34
AV34
AU34
AT34
AR34
BA30
AY30
AW30
AV30
AU30
AT30
AR30
AP30
AN30
AM30
AM29
AL29
AK29
AJ29
AH29
AJ28
AH28
AJ27
AH27
BA26
AY26
AW26
AV26
AU26
AT26
AR26
AJ26
AH26
AJ25
AH25
AJ24
AH24
BA23
AJ23
BA22
AY22
AW22
AV22
AU22
AT22
AR22
AP22
AK22
AJ22
AK21
AK20
BA19
AY19
AW19
AV19
AU19
AT19
AR19
AP19
AK19
AJ19
AJ18
AJ17
AH17
AJ16
AH16
BA15
AY15
AW15
AV15
AU15
AT15
AR15
AJ15
AJ14
AJ13
AH13
AK12
AJ12
AH12
AG12
AK11
BA8
AY8
AW8
AV8
AT8
AR8
AP8
BA6
AY6
AW6
AV6
AT6

+1.8V

VCCSM_LF4
VCCSM_LF5

1

C389

2

0.47U_0603_10V7K

Place near pin AT41 & AM41

1

C382

2

0.1U_0402_16V4Z

1

C406

2

0.47U_0603_10V7K

Place near pin BA23

1

C407

2

10U_0805_6.3V6M

10U_0805_6.3V6M

1

C404

2

0.47U_0603_10V7K

Place near pin BA15

C395

C405

1

2

0.47U_0603_10V7K

CFG[13:12]

CFG[2:0]

+1.8V

1

C381

2

0.1U_0402_16V4Z

1

1

C388

C384

2

2

0.1U_0402_16V4Z

0.1U_0402_16V4Z

SDVO_CTRLDATA

(PCIE/SDVO select)

1

1

+

C402

220U_D2_4VM@

2

2

@wait DB-1 test verify

L

CFG[19:18] have internal pull down

011 = 667MT/s FSB
001 = 533MT/s FSB

CFG5

CFG7

CFG9

CFG11

CFG16

CFG18

CFG19

0 = DMI x 2
1 = DMI x 4

0 = Reserved
1 = Mobile Yonah CPU

0 = Lane Reversal Enable
1 = Normal Operation

1 = Calistoga

(According to Intel Napa Schematic Checklist & CRB
Rev1.502 document 2.2Kohm pull-down resistor no request)

0 = Reserved

00 = Reserved
01 = XOR Mode Enabled
10 = All Z Mode Enabled
11 = Normal Operation

0 = Dynamic ODT Disabled
1 = Dynamic ODT Enabled(Default)

0 = 1.05V
1 = 1.5V

0 = Normal Operation
1 = DMI Lane Reversal Enable

0 = No SDVO Device Present

(Default)

1 = SDVO Device Present

CFG20

0 = Only PCIE or SDVO is
operational.
1 = PCIE/SDVO are operating
simu.

R3492.2K_0402_5%@

CFG57

R3402.2K_0402_5%@

CFG77

R3542.2K_0402_5%@

CFG97
CFG117
CFG127
CFG137
CFG167

CFG187
CFG197
CFG207

R3412.2K_0402_5%@
R3652.2K_0402_5%@
R3712.2K_0402_5%@
R3592.2K_0402_5%@

R3701K_0402_5%@
R3681K_0402_5%@
R3691K_0402_5%@

(Default)

*

*

(Default)

*

*

1 2
1 2
1 2
1 2
1 2
1 2
1 2

1 2
1 2
1 2

(Default)

*

(Default)

*

(Default)

*

(Default)

*

*

(Default)

*

+3VS

Security Classification

Issued Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

2005/03/102006/03/10

Compal Secret Data

Deciphered Date

2

Title

SizeDocument NumberRev

Date:Sheet of

Compal Electronics, Inc.

Calistoga (5/6)

LA-2821P

1152Friday, November 25, 2005

1

0.5

5 4 3 2

1

U4I

AC41

VSS0

AA41

VSS1

W41

VSS2

T41

VSS3

P41

VSS4

M41

DD

CC

BB

AA

VSS5

J41

VSS6

F41

VSS7

AV40

VSS8

AP40

VSS9

AN40

VSS10

AK40

VSS11

AJ40

VSS12

AH40

VSS13

AG40

VSS14

AF40

VSS15

AE40

VSS16

B40

VSS17

AY39

VSS18

AW39

VSS19

AV39

VSS20

AR39

VSS21

AN39

VSS22

AJ39

VSS23

AC39

VSS24

AB39

VSS25

AA39

VSS26

Y39

VSS27

W39

VSS28

V39

VSS29

T39

VSS30

R39

VSS31

P39

VSS32

N39

VSS33

M39

VSS34

L39

VSS35

J39

VSS36

H39

VSS37

G39

VSS38

F39

VSS39

D39

VSS40

AT38

VSS41

AM38

VSS42

AH38

VSS43

AG38

VSS44

AF38

VSS45

AE38

VSS46

C38

VSS47

AK37

VSS48

AH37

VSS49

AB37

VSS50

AA37

VSS51

Y37

VSS52

W37

VSS53

V37

VSS54

T37

VSS55

R37

VSS56

P37

VSS57

N37

VSS58

M37

VSS59

L37

VSS60

J37

VSS61

H37

VSS62

G37

VSS63

F37

VSS64

D37

VSS65

AY36

VSS66

AW36

VSS67

AN36

VSS68

AH36

VSS69

AG36

VSS70

AF36

VSS71

AE36

VSS72

AC36

VSS73

C36

VSS74

B36

VSS75

BA35

VSS76

AV35

VSS77

AR35

VSS78

AH35

VSS79

AB35

VSS80

AA35

VSS81

Y35

VSS82

W35

VSS83

V35

VSS84

T35

VSS85

R35

VSS86

P35

VSS87

N35

VSS88

M35

VSS89

L35

VSS90

J35

VSS91

H35

VSS92

G35

VSS93

F35

VSS94

D35

VSS95

AN34

VSS96

AK34

VSS97

AG34

VSS98

AF34

VSS99

CALISTOGA_A2_FCBGA1466

P O W E R

VSS100
VSS101
VSS102
VSS103
VSS104
VSS105
VSS106
VSS107
VSS108
VSS109
VSS110
VSS111
VSS112
VSS113
VSS114
VSS115
VSS116
VSS117
VSS118
VSS119
VSS120
VSS121
VSS122
VSS123
VSS124
VSS125
VSS126
VSS127
VSS128
VSS129
VSS130
VSS131
VSS132
VSS133
VSS134
VSS135
VSS136
VSS137
VSS138
VSS139
VSS140
VSS141
VSS142
VSS143
VSS144
VSS145
VSS146
VSS147
VSS148
VSS149
VSS150
VSS151
VSS152
VSS153
VSS154
VSS155
VSS156
VSS157
VSS158
VSS159
VSS160
VSS161
VSS162
VSS163
VSS164
VSS165
VSS166
VSS167
VSS168
VSS169
VSS170
VSS171
VSS172
VSS173
VSS174
VSS175
VSS176
VSS177
VSS178
VSS179
VSS180
VSS181
VSS182
VSS183
VSS184
VSS185
VSS186
VSS187
VSS188
VSS189
VSS190
VSS191
VSS192
VSS193
VSS194
VSS195
VSS196
VSS197
VSS198
VSS199

AE34
AC34
C34
AW33
AV33
AR33
AE33
AB33
Y33
V33
T33
R33
M33
H33
G33
F33
D33
B33
AH32
AG32
AF32
AE32
AC32
AB32
G32
B32
AY31
AV31
AN31
AJ31
AG31
AB31
Y31
AB30
E30
AT29
AN29
AB29
T29
N29
K29
G29
E29
C29
B29
A29
BA28
AW28
AU28
AP28
AM28
AD28
AC28
W28
J28
E28
AP27
AM27
AK27
J27
G27
F27
C27
B27
AN26
M26
K26
F26
D26
AK25
P25
K25
H25
E25
D25
A25
BA24
AU24
AL24
AW23
AT23
AN23
AM23
AH23
AC23
W23
K23
J23
F23
C23
AA22
K22
G22
F22
E22
D22
A22
BA21
AV21
AR21

U4J

AN21

VSS200

AL21

VSS201

AB21

VSS202

Y21

VSS203

P21

VSS204

K21

VSS205

J21

VSS206

H21

VSS207

C21

VSS208

AW20

VSS209

AR20

VSS210

AM20

VSS211

AA20

VSS212

K20

VSS213

B20

VSS214

A20

VSS215

AN19

VSS216

AC19

VSS217

W19

VSS218

K19

VSS219

G19

VSS220

C19

VSS221

AH18

VSS222

P18

VSS223

H18

VSS224

D18

VSS225

A18

VSS226

AY17

VSS227

AR17

VSS228

AP17

VSS229

AM17

VSS230

AK17

VSS231

AV16

VSS232

AN16

VSS233

AL16

VSS234

J16

VSS235

F16

VSS236

C16

VSS237

AN15

VSS238

AM15

VSS239

AK15

VSS240

N15

VSS241

M15

VSS242

L15

VSS243

B15

VSS244

A15

VSS245

BA14

VSS246

AT14

VSS247

AK14

VSS248

AD14

VSS249

AA14

VSS250

U14

VSS251

K14

VSS252

H14

VSS253

E14

VSS254

AV13

VSS255

AR13

VSS256

AN13

VSS257

AM13

VSS258

AL13

VSS259

AG13

VSS260

P13

VSS261

F13

VSS262

D13

VSS265

B13

VSS264

AY12

VSS263

AC12

VSS266

K12

VSS267

H12

VSS268

E12

VSS269

AD11

VSS270

AA11

VSS271

Y11

VSS272

J11

VSS273

D11

VSS274

B11

VSS275

AV10

VSS276

AP10

VSS277

AL10

VSS278

AJ10

VSS279

CALISTOGA_A2_FCBGA1466

P O W E R

VSS280
VSS281
VSS282
VSS283
VSS284
VSS285
VSS286
VSS287
VSS288
VSS289
VSS290
VSS292
VSS291
VSS293
VSS294
VSS295
VSS296
VSS297
VSS298
VSS299
VSS300
VSS301
VSS302
VSS303
VSS304
VSS305
VSS306
VSS307
VSS308
VSS309
VSS310
VSS311
VSS312
VSS313
VSS314
VSS315
VSS316
VSS317
VSS318
VSS319
VSS320
VSS321
VSS322
VSS323
VSS324
VSS325
VSS326
VSS327
VSS328
VSS329
VSS330
VSS331
VSS332
VSS333
VSS334
VSS335
VSS336
VSS337
VSS338
VSS339
VSS340
VSS341
VSS342
VSS343
VSS344
VSS345
VSS346
VSS347
VSS348
VSS349
VSS350
VSS351
VSS352
VSS353
VSS354
VSS355
VSS356
VSS357
VSS358
VSS359
VSS360

AG10
AC10
W10
U10
BA9
AW9
AR9
AH9
AB9
Y9
R9
G9
E9
A9
AG8
AD8
AA8
U8
K8
C8
BA7
AV7
AP7
AL7
AJ7
AH7
AF7
AC7
R7
G7
D7
AG6
AD6
AB6
Y6
U6
N6
K6
H6
B6
AV5
AF5
AD5
AY4
AR4
AP4
AL4
AJ4
Y4
U4
R4
J4
F4
C4
AY3
AW3
AV3
AL3
AH3
AG3
AF3
AD3
AC3
AA3
G3
AT2
AR2
AP2
AK2
AJ2
AD2
AB2
Y2
U2
T2
N2
J2
H2
F2
C2
AL1

Security Classification

Issued Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

2005/03/102006/03/10

Compal Secret Data

Deciphered Date

2

Title

SizeDocument NumberRev

Date:Sheet of

Compal Electronics, Inc.

Calistoga (6/6)

LA-2821P

1252Friday, November 25, 2005

1

0.5

5

DDR_A_DQS#[0..7]8

DDR_A_D[0..63]8

DDR_A_DM[0..7]8
DDR_A_DQS[0..7]8
DDR_A_MA[0..13]8

DD

Layout Note:
Place near JP34

+1.8V

2.2U_0805_16V4Z

2.2U_0805_16V4Z

1

2

CC

Layout Note:
Place one cap close to every 2 pullup
resistors terminated to +0.9V

+0.9V

0.1U_0402_16V4Z

1

2

C83

BB

AA

DDR_A_MA5
DDR_A_MA8

DDR_A_MA1
DDR_A_MA3

DDR_A_RAS#
DDR_CS0_DIMMA#

DDR_A_BS#0
DDR_A_MA10

DDR_A_CAS#
DDR_A_WE#

DDR_CS1_DIMMA#
M_ODT1

2.2U_0805_16V4Z

2.2U_0805_16V4Z

C467

0.1U_0402_16V4Z

1

2

5

1

2

C79

RP11

RP7

RP15

RP10

RP9

RP8

C461

0.1U_0402_16V4Z

1 4
2 3

1 4
2 3

1 4
2 3

1 4
2 3

1 4
2 3

2 3
1 4

C463

1

2

0.1U_0402_16V4Z

1

2

C78

56_0404_4P2R_5%

56_0404_4P2R_5%

56_0404_4P2R_5%

56_0404_4P2R_5%

56_0404_4P2R_5%

56_0404_4P2R_5%

1

2

0.1U_0402_16V4Z

1

1

2

2

C80

+0.9V

0.1U_0402_16V4Z

2.2U_0805_16V4Z

C462

C464

1

1

2

2

0.1U_0402_16V4Z

0.1U_0402_16V4Z

1

1

2

2

C84

C82

C81

RP1356_0404_4P2R_5%

DDR_A_BS#2

14

DDR_CKE0_DIMMA

23

RP1856_0404_4P2R_5%

DDR_A_MA7

14

DDR_A_MA6

23

RP1256_0404_4P2R_5%

DDR_A_MA9

14

DDR_A_MA12

23

RP1756_0404_4P2R_5%

DDR_A_MA4

14

DDR_A_MA2

23

RP1656_0404_4P2R_5%

DDR_A_MA0

14

DDR_A_BS#1

23

RP1456_0404_4P2R_5%

M_ODT0

14

DDR_A_MA13

23

RP1956_0404_4P2R_5%

DDR_CKE1_DIMMA

14

DDR_A_MA11

23

0.1U_0402_16V4Z

C105

1

2

0.1U_0402_16V4Z

0.1U_0402_16V4Z

1

2

C115

4

0.1U_0402_16V4Z

0.1U_0402_16V4Z

C91

1

1

2

2

0.1U_0402_16V4Z

1

1

2

2

C110

Layout Note:
Place these resistor
closely JP34,all
trace length Max=1.5"

C95

0.1U_0402_16V4Z

0.1U_0402_16V4Z

1

1

2

2

C113

C112

C114

C93

0.1U_0402_16V4Z

1

2

C111

Security Classification

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

4

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

DDR_CKE0_DIMMA7

DDR_CS1_DIMMA#7

Issued Date

3

+1.8V

JP9

1

VREF

3

DDR_A_D0
DDR_A_D4

DDR_A_DQS#0
DDR_A_DQS0

DDR_A_D2
DDR_A_D3

DDR_A_D8
DDR_A_D14

DDR_A_DQS#1
DDR_A_DQS1

DDR_A_D10
DDR_A_D11

DDR_A_D21
DDR_A_D17

DDR_A_DQS#2
DDR_A_DQS2

DDR_A_D22
DDR_A_D19 DDR_A_D23

DDR_A_D25
DDR_A_D24

DDR_A_DM3

DDR_A_D27
DDR_A_D30

DDR_CKE0_DIMMA

DDR_A_BS#28

DDR_A_BS#08

DDR_A_WE#8

DDR_A_CAS#8

M_ODT17

ICH_SMBDATA4,14,15,18,21,25,27

ICH_SMBCLK4,14,15,18,21,25,27

DDR_A_BS#2
DDR_A_MA12

DDR_A_MA9 DDR_A_MA7
DDR_A_MA8

DDR_A_MA5
DDR_A_MA3
DDR_A_MA1

DDR_A_MA10
DDR_A_BS#0
DDR_A_WE#

DDR_A_CAS#
DDR_CS1_DIMMA#

M_ODT1
DDR_A_D34

DDR_A_D38
DDR_A_DQS#4

DDR_A_DQS4
DDR_A_D39

DDR_A_D35
DDR_A_D45

DDR_A_D41
DDR_A_DM5
DDR_A_D42

DDR_A_D43
DDR_A_D52

DDR_A_D53

DDR_A_DQS#6
DDR_A_DQS6

DDR_A_D55
DDR_A_D56

DDR_A_D61
DDR_A_DM7
DDR_A_D58

DDR_A_D59
ICH_SMBDATA

ICH_SMBCLK

+3VS

1

C96

0.1U_0402_16V4Z

2

VSS

5

DQ0

7

DQ1

9

VSS

11

DQS0#

13

DQS0

15

VSS

17

DQ2

19

DQ3

21

VSS

23

DQ8

25

DQ9

27

VSS

29

DQS1#

31

DQS1

33

VSS

35

DQ10

37

DQ11

39

VSS

41

VSS

43

DQ16

45

DQ17

47

VSS

49

DQS2#

51

DQS2

53

VSS

55

DQ18

57

DQ19

59

VSS

61

DQ24

63

DQ25

65

VSS

67

DM3

69

NC

71

VSS

73

DQ26

75

DQ27

77

VSS

79

CKE0

81

VDD

83

NC

85

BA2

87

VDD

89

A12

91

A9

93

A8

95

VDD

97

A5

99

A3

101

A1

103

VDD

105

A10/AP

107

BA0

109

WE#

111

VDD

113

CAS#

115

NC/S1#

117

VDD

119

NC/ODT1

121

VSS

123

DQ32

125

DQ33

127

VSS

129

DQS4#

131

DQS4

133

VSS

135

DQ34

137

DQ35

139

VSS

141

DQ40

143

DQ41

145

VSS

147

DM5

149

VSS

151

DQ42

153

DQ43

155

VSS

157

DQ48

159

DQ49

161

VSS

163

NC,TEST

165

VSS

167

DQS6#

169

DQS6

171

VSS

173

DQ50

175

DQ51

177

VSS

179

DQ56

181

DQ57

183

VSS

185

DM7

187

VSS

189

DQ58

191

DQ59

193

VSS

195

SDA

197

SCL

199

VDDSPD

FOX_ASOA426-M4R-TR

SO-DIMM A

REVERSE

DQ4
DQ5

DM0
DQ6

DQ7

DQ12
DQ13

DM1

CK0#

DQ14
DQ15

DQ20
DQ21

DM2

DQ22
DQ23

DQ28
DQ29

DQS3#

DQS3
DQ30

DQ31

NC/CKE1

VDD
NC/A15
NC/A14

VDD

VDD

VDD

RAS#

VDD

ODT0

NC/A13

VDD

DQ36
DQ37

DM4

DQ38
DQ39

DQ44
DQ45

DQS5#

DQS5
DQ46

DQ47
DQ52

DQ53

CK1#

DM6

DQ54
DQ55

DQ60
DQ61

DQS7#

DQS7
DQ62

DQ63

SAO

2

+1.8V

V_DDR_MCH_REF

2

VSS

VSS
VSS

VSS

VSS
VSS

CK0
VSS

VSS

VSS

VSS

NC

VSS

VSS

VSS

VSS

VSS

A11

A7
A6

A4
A2

A0
BA1
S0#

NC

VSS

VSS
VSS

VSS

VSS

VSS

VSS

VSS
CK1

VSS
VSS

VSS

VSS

VSS

VSS
SA1

DDR_A_D7

4

DDR_A_D1

6
8

DDR_A_DM0

10
12

DDR_A_D5

14

DDR_A_D6

16
18

DDR_A_D12

20

DDR_A_D13

22
24

DDR_A_DM1

26
28

M_CLK_DDR0

30

M_CLK_DDR#0

32
34

DDR_A_D9

36

DDR_A_D15

38
40

42

DDR_A_D20

44

DDR_A_D16

46
48

DDR_THERM#

50

DDR_A_DM2

52
54

DDR_A_D18

56
58
60

DDR_A_D29

62

DDR_A_D28

64
66

DDR_A_DQS#3

68

DDR_A_DQS3

70
72

DDR_A_D26

74

DDR_A_D31

76
78

DDR_CKE1_DIMMA

80
82
84
86
88

DDR_A_MA11

90
92

DDR_A_MA6

94
96

DDR_A_MA4

98

DDR_A_MA2

100

DDR_A_MA0

102
104

DDR_A_BS#1

106

DDR_A_RAS#

108

DDR_CS0_DIMMA#

110
112

M_ODT0

114

DDR_A_MA13

116
118
120
122

DDR_A_D36

124

DDR_A_D33

126
128

DDR_A_DM4

130
132

DDR_A_D37

134

DDR_A_D32

136
138

DDR_A_D40

140

DDR_A_D44

142
144

DDR_A_DQS#5

146

DDR_A_DQS5

148
150

DDR_A_D47

152

DDR_A_D46

154
156

DDR_A_D48

158

DDR_A_D49

160
162

M_CLK_DDR1

164

M_CLK_DDR#1

166
168

DDR_A_DM6

170
172

DDR_A_D50DDR_A_D51

174

DDR_A_D54

176
178

DDR_A_D60

180

DDR_A_D57

182
184

DDR_A_DQS#7

186

DDR_A_DQS7

188
190

DDR_A_D62

192

DDR_A_D63

194
196
198
200

12

12

R40

R38

10K_0402_5%

10K_0402_5%

2.2U_0805_16V4Z
C97

1

2

M_CLK_DDR07
M_CLK_DDR#07

DDR_THERM#7,14

DDR_CKE1_DIMMA7

DDR_A_BS#18
DDR_A_RAS#8
DDR_CS0_DIMMA#7

M_ODT07

M_CLK_DDR17
M_CLK_DDR#17

1

0.1U_0402_16V4Z

1

2

V_DDR_MCH_REF7,14,44

C92

Top side

2005/03/102006/03/10

3

Compal Secret Data

Deciphered Date

2

Title

SizeDocument NumberRev

Date:Sheet of

Compal Electronics, Inc.

DDRII-SODIMM SLOT1

LA-2821P

1352Friday, November 25, 2005

1

0.5

5

DDR_B_DQS#[0..7]8

DDR_B_D[0..63]8

DDR_B_DM[0..7]8
DDR_B_DQS[0..7]8
DDR_B_MA[0..13]8

DD

CC

BB

AA

Layout Note:
Place near JP34

+1.8V

2.2U_0805_16V4Z

1

2

Layout Note:
Place one cap close to every 2 pullup
resistors terminated to +0.9V

+0.9V

0.1U_0402_16V4Z

1

2

C85

DDR_B_MA1
DDR_B_MA3

DDR_B_BS#0
DDR_B_MA10

DDR_B_MA0
DDR_B_BS#1

DDR_B_RAS#
DDR_CS2_DIMMB#

DDR_B_CAS#
DDR_B_WE#

DDR_CS3_DIMMB# M_ODT2
M_ODT3

2.2U_0805_16V4Z

2.2U_0805_16V4Z

2.2U_0805_16V4Z

C109

C108

1

1

2

2

0.1U_0402_16V4Z

0.1U_0402_16V4Z

0.1U_0402_16V4Z

1

1

2

2

C86

C87

RP34

1 4
2 3

RP35

56_0404_4P2R_5%

1 4
2 3

RP3

56_0404_4P2R_5%

1 4
2 3

RP2

56_0404_4P2R_5%

1 4
2 3

56_0404_4P2R_5%

RP36

1 4
2 3

RP37

56_0404_4P2R_5%

2 3
1 4

56_0404_4P2R_5%

5

C460

0.1U_0402_16V4Z

1

2

C88

+0.9V

2.2U_0805_16V4Z

C466

C107

1

1

2

2

0.1U_0402_16V4Z

1

1

2

2

C89

C90

RP3256_0404_4P2R_5%

14
23

RP656_0404_4P2R_5%

14
23

RP3356_0404_4P2R_5%

14
23

RP556_0404_4P2R_5%

14
23

RP456_0404_4P2R_5%

14
23

RP156_0404_4P2R_5%

14
23

RP31

14
23

56_0404_4P2R_5%

0.1U_0402_16V4Z
C94

1

2

0.1U_0402_16V4Z

0.1U_0402_16V4Z

1

2

C477

DDR_B_MA9
DDR_B_MA12

DDR_B_MA7
DDR_CKE3_DIMMB

DDR_B_MA5
DDR_B_MA8

DDR_B_MA6
DDR_B_MA11

DDR_B_MA4
DDR_B_MA2

DDR_B_MA13

DDR_B_BS#2
DDR_CKE2_DIMMB

0.1U_0402_16V4Z

0.1U_0402_16V4Z
C455

1

2

0.1U_0402_16V4Z

1

1

2

2

C476

C475

5/16

5/16

0.1U_0402_16V4Z

C106

1

2

0.1U_0402_16V4Z

0.1U_0402_16V4Z

1

2

C474

Layout Note:
Place these resistor
closely JP10,all
trace length Max=1.5"

4

C454

1

2

0.1U_0402_16V4Z

0.1U_0402_16V4Z

1

2

C473

1

1

2

2

C471

C472

Security Classification

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

4

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

DDR_CKE2_DIMMB7

DDR_CS3_DIMMB#7

Issued Date

3

+1.8V

JP29

1

VREF

3

DDR_B_D0
DDR_B_D5

DDR_B_DQS#0
DDR_B_DQS0

DDR_B_D7
DDR_B_D3

DDR_B_D8
DDR_B_D9

DDR_B_DQS#1
DDR_B_DQS1

DDR_B_D10
DDR_B_D11

DDR_B_D20
DDR_B_DQS#2

DDR_B_DQS2
DDR_B_D22

DDR_B_D23
DDR_B_D24

DDR_B_D25
DDR_B_DM3

DDR_B_D30
DDR_B_D31

DDR_CKE2_DIMMB

DDR_B_BS#28

DDR_B_BS#08
DDR_B_WE#8

DDR_B_CAS#8

M_ODT37

ICH_SMBDATA4,13,15,18,21,25,27

ICH_SMBCLK4,13,15,18,21,25,27

3

DDR_B_BS#2
DDR_B_MA12

DDR_B_MA9
DDR_B_MA8

DDR_B_MA5
DDR_B_MA3
DDR_B_MA1

DDR_B_MA10
DDR_B_BS#0
DDR_B_WE#

DDR_B_CAS#
DDR_CS3_DIMMB#

M_ODT3
DDR_B_D37

DDR_B_D36
DDR_B_DQS#4

DDR_B_DQS4
DDR_B_D35

DDR_B_D34
DDR_B_D40

DDR_B_D41
DDR_B_DM5
DDR_B_D42

DDR_B_D47
DDR_B_D48

DDR_B_D53

DDR_B_DQS#6
DDR_B_DQS6

DDR_B_D51
DDR_B_D50

DDR_B_D60
DDR_B_D61

DDR_B_DM7
DDR_B_D58

DDR_B_D59
ICH_SMBDATA

ICH_SMBCLK

+3VS

1

C453

0.1U_0402_16V4Z

2005/03/102006/03/10

2

Compal Secret Data

VSS

5

DQ0

7

DQ1

9

VSS

11

DQS0#

13

DQS0

15

VSS

17

DQ2

19

DQ3

21

VSS

23

DQ8

25

DQ9

27

VSS

29

DQS1#

31

DQS1

33

VSS

35

DQ10

37

DQ11

39

VSS

41

VSS

43

DQ16

45

DQ17

47

VSS

49

DQS2#

51

DQS2

53

VSS

55

DQ18

57

DQ19

59

VSS

61

DQ24

63

DQ25

65

VSS

67

DM3

69

NC

71

VSS

73

DQ26

75

DQ27

77

VSS

79

CKE0

81

VDD

83

NC

85

BA2

87

VDD

89

A12

91

A9

93

A8

95

VDD

97

A5

99

A3

101

A1

103

VDD

105

A10/AP

107

BA0

109

WE#

111

VDD

113

CAS#

115

NC/S1#

117

VDD

119

NC/ODT1

121

VSS

123

DQ32

125

DQ33

127

VSS

129

DQS4#

131

DQS4

133

VSS

135

DQ34

137

DQ35

139

VSS

141

DQ40

143

DQ41

145

VSS

147

DM5

149

VSS

151

DQ42

153

DQ43

155

VSS

157

DQ48

159

DQ49

161

VSS

163

NC,TEST

165

VSS

167

DQS6#

169

DQS6

171

VSS

173

DQ50

175

DQ51

177

VSS

179

DQ56

181

DQ57

183

VSS

185

DM7

187

VSS

189

DQ58

191

DQ59

193

VSS

195

SDA

197

SCL

199

VDDSPD

FOX_ASOA426-M2RN-7F

SO-DIMM B
STANDARD

Bottom side

Deciphered Date

DM0

DQ12
DQ13

DM1

CK0#

DQ14
DQ15

DQ20
DQ21

DM2

DQ22
DQ23

DQ28
DQ29

DQS3#

DQS3
DQ30

DQ31

NC/CKE1

NC/A15
NC/A14

RAS#

ODT0

NC/A13

DQ36
DQ37

DM4

DQ38
DQ39

DQ44
DQ45

DQS5#

DQS5
DQ46

DQ47
DQ52

DQ53

CK1#

DM6

DQ54
DQ55

DQ60
DQ61

DQS7#

DQS7
DQ62

DQ63

VSS
DQ4
DQ5
VSS

VSS
DQ6
DQ7
VSS

VSS
VSS

CK0
VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS
VDD

VDD

VDD

VDD
BA1

VDD

VDD
VSS

VSS
VSS

VSS

VSS

VSS

VSS

VSS
CK1

VSS
VSS

VSS

VSS

VSS

VSS
SA0
SA1

2

+1.8V

V_DDR_MCH_REF

2

DDR_B_D4

4

DDR_B_D1

6
8

DDR_B_DM0

10
12

DDR_B_D6

14

DDR_B_D2

16
18

DDR_B_D12

20

DDR_B_D13

22
24

DDR_B_DM1

26
28

M_CLK_DDR3

30

M_CLK_DDR#3

32
34

DDR_B_D14

36

DDR_B_D15

38
40

42

DDR_B_D16DDR_B_D21

44

DDR_B_D18

46
48

DDR_THERM#

50

NC

A11

A7
A6

A4
A2
A0

S0#

NC

2

DDR_B_DM2

52
54

DDR_B_D17

56

DDR_B_D19

58
60

DDR_B_D26

62

DDR_B_D28

64
66

DDR_B_DQS#3

68

DDR_B_DQS3

70
72

DDR_B_D29

74

DDR_B_D27

76
78

DDR_CKE3_DIMMB

80
82
84
86
88

DDR_B_MA11

90

DDR_B_MA7

92

DDR_B_MA6

94
96

DDR_B_MA4

98

DDR_B_MA2

100

DDR_B_MA0

102
104

DDR_B_BS#1

106

DDR_B_RAS#

108

DDR_CS2_DIMMB#

110
112

M_ODT2

114

DDR_B_MA13

116
118
120
122

DDR_B_D33

124

DDR_B_D32

126
128

DDR_B_DM4

130
132

DDR_B_D38

134

DDR_B_D39

136
138

DDR_B_D44

140

DDR_B_D45

142
144

DDR_B_DQS#5

146

DDR_B_DQS5

148
150

DDR_B_D43

152

DDR_B_D46

154
156

DDR_B_D49

158

DDR_B_D52

160
162

M_CLK_DDR2

164

M_CLK_DDR#2

166
168

DDR_B_DM6

170
172

DDR_B_D54

174

DDR_B_D55

176
178

DDR_B_D56

180

DDR_B_D57

182
184

DDR_B_DQS#7

186

DDR_B_DQS7

188
190

DDR_B_D62

192

DDR_B_D63

194
196
198
200

10K_0402_5%

12

2.2U_0805_16V4Z

0.1U_0402_16V4Z

1

C99

2

M_CLK_DDR37
M_CLK_DDR#37

DDR_THERM#7,13

DDR_CKE3_DIMMB7

DDR_B_BS#18
DDR_B_RAS#8
DDR_CS2_DIMMB#7

M_ODT27

M_CLK_DDR27
M_CLK_DDR#27

R33

1 2

10K_0402_5%

R34

Title

SizeDocument NumberRev

Date:Sheet of

+3VS

Compal Electronics, Inc.

DDRII-SODIMM SLOT2

LA-2821P

V_DDR_MCH_REF7,13,44

1

C103

2

1

1452Friday, November 25, 2005

1

0.5

5 4 3 2

PCI

SRC

CPU

FSLC1FSLB

CLKSEL2

0

Table : ICS954306

DD

FSB Frequency Selet:

CPU Driven

(Default)

*

533MHz

667MHz

CC

CPU_BSEL05

CPU_BSEL15

BB

CPU_BSEL25

AA

FSLA

CLKSEL1

0

1

Stuff

No Stuff

Stuff

No Stuff

Stuff

No Stuff

CLKSEL0

MHz

133

166

CLK_Ra

CLK_Rd

CLK_Rd

CLK_Ra

CLK_Rd

CLK_Ra

MHz

1000

100

CLK_Rb

CLK_Re

CLK_Re

CLK_Rb

CLK_Rf

CLK_Rb

MHz

33.31

33.3

CLK_Rc

CLK_Rf

CLK_Rf

CLK_Rc

CLK_Rc

CLK_Re

+VCCP

R560

@

12

FSB

12

R537

10K_0402_5%@

R549

300_0402_5%

J14

+VCCP

+VCCP

+3VS

56_0402_5%

CLK_Rd

1 2

1 2

R576

1K_0402_5%

12

R561
1K_0402_5%

R566
1K_0402_5%

1 2

1 2

R564

1K_0402_5%

12

R539

@

0_0402_5%

CLK_Re

R490
1K_0402_5%

1 2

1 2

R491

1K_0402_5%

12

R493

@

0_0402_5%

CLK_Rf

12

12

2 1

R550

8.2K_0402_5%

FSA CLK_48M_CB

1 2

R575

0_0402_5%

CLK_Ra

1 2

R565

0_0402_5%

CLK_Rb

R494

8.2K_0402_5%

CLKREF1

1 2

R492

0_0402_5%

CLK_Rc

CLK_ENABLE#

PAD-No SHORT 2x2m@

0.1U_0402_16V4ZDP@

MCH_CLKSEL07 CLK_48M_CB24

MCH_CLKSEL17

MCH_CLKSEL27

NOXDP@ : means just build when XDP function disable.
XDP@ : means just build when XDP function enable.

When this time, docking PCI express will not work.

LCD(Low)/SRC(High)
clock select

+3VS +3VS

High:Pin18/19 = 100MHz

*

Low:Pin18/19 = 96MHzLow:Pin44/45 = CPUCLK2_ITP

+3VS

R5020_0805_5%

+3VS

R4530_0805_5%

+3VS

+VCCP

+CK_VDD_DP

R474
0_0402_5%DP@

1

C447

2

CLK_48M_ICH21

CLK_14M_ICH21

H_STP_CPU#21

H_STP_PCI#21

CLK_ENABLE#37,45

CLK_PCI_ICH19

CLK_14M_KBC33

CLK_14M_SIO31

CLK_PCI_EC33
CLK_PCI_TCG32
CLK_PCI_PCM23

ICH_SMBDATA4,13,14,18,21,25,27

ICH_SMBCLK4,13,14,18,21,25,27

CLK_PCI_SIO31
CLK_PCI_DB27

12

R535
10K_0402_5%

PCI_ICH PCI_MINI

12

R536

10K_0402_5%@

+CK_VDD_MAIN1

1 2

1 2

R506

1 2

0_0805_5%NODP@

R508

1 2

0_0805_5%DP@

0.1U_0402_16V4Z

CLKIREF

12

0.1U_0402_16V4Z

+3VS

R51812_0402_5%
R53112_0402_5%DB@

1

C452
10U_0805_10V4Z

2

+CK_VDD_MAIN2

1

C496
10U_0805_10V4Z

2

+CK_VDD_DP

1

C457
10U_0805_10V4Z

2

+CK_VDD_DP

1

C469

2
1

C448

2

CLK_48M_ICH

CLK_14M_ICH

H_STP_CPU#
H_STP_PCI#

CLK_ENABLE#
CLK_PCI_ICH PCI_ICH

CLK_14M_KBC
CLK_14M_SIO

ICH_SMBDATA
ICH_SMBCLK

R53812_0402_5%

R55112_0402_5%

33_0402_5%

1 2

R49612_0402_5%

R49812_0402_5%

12
12

33_0402_5%

Pin44/45 function select

12

R501

10K_0402_5%NOXDP@

12

R504

10K_0402_5%XDP@

High:Pin44/45 = CLKREQ

*

CK_VDD_48

CK_VDD_REF

R489

12

R4724.7K_0402_1%LPNO@

R534

R51310K_0402_5%

12

R53210K_0402_5%@

12

R52833_0402_5%

12

R51933_0402_5%

12

R53333_0402_5%

12

1

C451
.01U_0402_16V7K

2

1

C430

0.1U_0402_16V4Z

2

1

C470

0.1U_0402_16V4Z

2

+CK_VDD_MAIN1

12

FSA

12

FSB
CLKREF1

CLKIREF

12

CLKREF0

12
12

PCI_MINI
PCI_CLK3

PCI_EC
PCI_CLK5
PCI_PCM

PCI_CLK3

1

C449
.01U_0402_16V7K

2

1

C495

0.1U_0402_16V4Z

2

1

C465

0.1U_0402_16V4Z

2

U30

16

VDD

10

VDD48

5

VDDPCI

24

VDDSRC

33

VDDSATA

41

VDDSRC

50

VDDCPU

55

VDDREF

11

FSLA/USB_48MHz

15

FSLB/TEST_MODE

59

FSLC/TEST_SEL/REF1

46

IREF

61

CPU_STOP#

8

PCI/SRC_STOP#

9

Vtt_PwrGd#/PD

7

**SEL_LCDCLK#/PCICLK_F1

60

REF0/PCICLK1

62

*REQ_SEL/PCICLK2

1

*SEL_PCI1/PCICLK3

2

**SEL_SATA1/PCICLK4

3

**SEL_SATA2/PCICLK5

6

PCICLK6

54

SDATA

53

SCLK

13

DOTT_96MHz

14

DOTC_96MHz

4

GND

12

GND

17

GND

58

GND

47

GNDCPU

25

GNDSRC

40

GNDSRC

32

GNDSATA

ICS954306BGLFT_TSSOP64

Security Classification

Issued Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

1

C468
.01U_0402_16V7K

2

R454

1 2

1_0805_1%

1 2

R548

2.2_0805_1%

1

C450

0.1U_0402_16V4Z

2

SATACLKT
SATACLKC

CPUCLKT0
CPUCLKC0

CPUCLKT1
CPUCLKC1

*CLKREQA#

LCDCLK_SST/SRCCLKT0

LCDCLK_SSC/SRCCLKC0

SRCCLKT2
SRCCLKC2

SATA1/SRCCLKT4
SATA1/SRCCLKC4

*CLKREQB#

SRCCLKT1
SRCCLKC1

SRCCLKT3
SRCCLKC3

SATA2/SRCCLKT5
SATA2/SRCCLKC5

*CPUCLKT2_ITP/CLKREQC#

*CPUCLKC2_ITP/CLKREQD#

* Internal Pull-Up Resistor
** Internal Pull-Down Resistor

SRCCLKT6
SRCCLKC6

SRCCLKT8
SRCCLKC8

SRCCLKT7
SRCCLKC7

2005/03/102006/03/10

CK_VDD_REF

CK_VDD_48

X1
X2

Place crystal within
500 mils of CK410

C43927P_0402_50V8J

12

12

Y6

CLK_XTAL_IN

57

CLK_XTAL_OUT

56

28
29

52
51

49
48

64
18
19

22
23

30
31

63
20
21

26
27

35
34

45
37
36

43
42

44
39
38

Routing the trace at least 10mil

L

R5270_0402_5%
R5170_0402_5%

Routing the trace at least 10mil

L

CPU_BCLK
CPU_BCLK#

MCH_BCLK
MCH_BCLK#

PCIE_MXM
PCIE_MXM#

11/14

PCIE_LOM
PCIE_LOM#

PCIE_SATA
PCIE_SATA# CLK_PCIE_SATA#

11/14

PCIE_DOCK CLK_PCIE_DOCK

R4790_0402_5%NOXDP@

CPU_XDP
MCH_3GPLL
MCH_3GPLL#

R4550_0402_5%NOXDP@

CPU_XDP#
PCIE_MCARD
PCIE_MCARD#

14.31818MHZ_20P_6X1430004201

C44027P_0402_50V8J

12

1 2
1 2

1 2

R47524_0402_5%

1 2

R47624_0402_5%

1 2

R47724_0402_5%

1 2

R47824_0402_5%

11/21

R51010K_0402_5%@

1 2

R55224_0402_5%

1 2

R55324_0402_5%

1 2

R54024_0402_5%

1 2

R54124_0402_5%

1 2

R55824_0402_5%

1 2

R55924_0402_5%

R50710K_0402_5%

1 2

R54224_0402_5%

1 2

R54324_0402_5%

1 2

R48624_0402_5%

1 2

R48724_0402_5%

1 2

R48033_0402_5%XDP@

1 2

R48424_0402_5%

1 2

R48524_0402_5%

1 2

R48133_0402_5%XDP@

1 2

R48224_0402_5%

1 2

R48324_0402_5%

CLK_CPU_BCLK
CLK_CPU_BCLK#

CLK_MCH_BCLK
CLK_MCH_BCLK#

12

CLKREQA#
CLK_PCIE_MXM
CLK_PCIE_MXM#

CLK_PCIE_LOM
CLK_PCIE_LOM#

CLK_PCIE_SATA CLK_PCIE_SATA

CPPE#CLKREQB#

12

CLK_PCIE_DOCK#PCIE_DOCK#

CLK_PCIE_ICHPCIE_ICH
CLK_PCIE_ICH#PCIE_ICH#

R46110K_0402_5%NOXDP@

CLKREQC#

12

CLK_CPU_XDP
CLK_MCH_3GPLL
CLK_MCH_3GPLL#

R45110K_0402_5%NOXDP@

CLKREQD#

12

CLK_CPU_XDP#
CLK_PCIE_MCARD
CLK_PCIE_MCARD#

Compal Secret Data

Deciphered Date

2

CLK_CPU_BCLK4
CLK_CPU_BCLK#4

CLK_MCH_BCLK7
CLK_MCH_BCLK#7

+3VS

CLKREQA#18,25
CLK_PCIE_MXM18
CLK_PCIE_MXM#18

CLK_PCIE_LOM25
CLK_PCIE_LOM#25

CLK_PCIE_SATA20
CLK_PCIE_SATA#20

CPPE#19,35

CLK_PCIE_DOCK35
CLK_PCIE_DOCK#35

CLK_PCIE_ICH21

12

12

CLK_PCIE_ICH#21

CLKREQC#7
CLK_CPU_XDP4
CLK_MCH_3GPLL7
CLK_MCH_3GPLL#7

CLKREQD#27
CLK_CPU_XDP#4
CLK_PCIE_MCARD27
CLK_PCIE_MCARD#27

Place near U25

Place these components
near each pin within 40
mils.

+3VS

+3VS

L

Title

SizeDocument NumberRev

Date:Sheet of

Compal Electronics, Inc.

LA-2821P

1

CLK_CPU_BCLK
CLK_CPU_BCLK#

CLK_MCH_BCLK
CLK_MCH_BCLK#

CLK_PCIE_MXM
CLK_PCIE_MXM#

CLK_PCIE_LOM
CLK_PCIE_LOM#

CLK_PCIE_SATA#

CLK_MCH_3GPLL
CLK_MCH_3GPLL#

CLK_PCIE_MCARD
CLK_PCIE_MCARD#

CLK_PCIE_ICH
CLK_PCIE_ICH#

CLK_CPU_XDP
CLK_CPU_XDP#
CLK_PCIE_DOCK
CLK_PCIE_DOCK#

If LP Chip stuff, all 49.9_0402
could be removed .

R45749.9_0402_1%@
R45849.9_0402_1%@

R45949.9_0402_1%@
R46049.9_0402_1%@

1 2

R56249.9_0402_1%@

1 2

R56349.9_0402_1%@

1 2

R55449.9_0402_1%@

1 2

R55549.9_0402_1%@

1 2

R56749.9_0402_1%@

1 2

R56849.9_0402_1%@

1 2

R46649.9_0402_1%@

1 2

R46749.9_0402_1%@

1 2

R46449.9_0402_1%@

1 2

R46549.9_0402_1%@

1 2

R46849.9_0402_1%@

1 2

R46949.9_0402_1%@

R46249.9_0402_1%@
R46349.9_0402_1%@
R55649.9_0402_1%@
R55749.9_0402_1%@

12
12

12
12

12
12
12
12

Clock generator

1552Friday, November 25, 2005

1

0.5

A B C D

+5VS

C76

1

2

D_DDCDATA35

D_DDCCLK35

F1

1.1A_6VDC_FUSE

1

C75

18P_0402_50V8J@

2

D_HSYNC35

D_VSYNC35

CRT Connector

R312

1 2

0_0603_5%

R310

1 2

0_0603_5%

C326

BLUE
GREEN
RED

C77

@

1

2

1

2

R31

1 2

0_0603_5%

R29

1 2

0_0603_5%

R26

18P_0402_50V8J@

1 2

C74

1

2

C325

0_0603_5%

1

5P_0402_50V8C

@

2

5P_0402_50V8C@

1

C73

C71

2

5P_0402_50V8C

@

18P_0402_50V8J@

5P_0402_50V8C

1

2

BLUE35

11

+5VS

5

R308

1 2

51K_0402_5%

P

A2Y

G

3

1 2

M_HSYNC18

M_VSYNC18

R306

22

51K_0402_5%

+5VS

C293

1 2

0.1U_0402_16V4Z

1

U24
SN74AHCT1G125GW_SOT353-5

4

OE#

1

5

P

OE#

A2Y

G

U23
SN74AHCT1G125GW_SOT353-5

3

Place cloce to MXM connector JP39

L

GREEN35

RED35

C294

1 2

0.1U_0402_16V4Z

HSYNC D_HSYNC

VSYNC D_VSYNC

4

5P_0402_50V8C@

D3

21

2 1

CH491D_SC59

0.1U_0402_16V4Z

C420

RED_R

GREEN_R

BLUE_R

1

2

2.2K_0402_5%

D_DDCDATA

D_DDCCLK

+CRTVDD+RCRT_VCC

W=40mils

JP7

6

11

1
7

12

2
8

13

3
9

14

4
10
15

5

FOX_DZ11A91-L7

+CRTVDD +CRTVDD

12

R446

BLUE
GREEN
RED

11/17

150_0402_1%

16
17

+3VS

R450

1 2

2

G

2

G

1 3

DS

2.2K_0402_5%

12

R445

2.2K_0402_5%

1 3

Q68

DS

BSS138_SOT23

Q67
BSS138_SOT23

Place cloce to MXM connector JP39

L

R449

1 2

2.2K_0402_5%

12

R665

M_DDCDATA

M_DDCCLK

12

R666

150_0402_1%

12

M_DDCDATA18

M_DDCCLK18

E

R664
150_0402_1%

TV-Out Connector

Place cloce to TV-Out connector JP1

33

R5450_0603_5%

M_LUMA18,35

M_CRMA18,35
M_COMP18,35

44

M_CRMA
M_COMP

C459

1

1

C488

18P_0402_50V8J@

2

2

18P_0402_50V8J@

1

C478

18P_0402_50V8J@

2

1 2

R5160_0603_5%

1 2

R5290_0603_5%

1 2

Place cloce to TV-Out connector JP1

L

Security Classification

Issued Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

L

D7
DAN217_SC59@

D6
DAN217_SC59@

1

2

2005/03/102006/03/10

1

2

3

3

M_LUMA_RM_LUMA
M_CRMA_R

M_COMP_R

Compal Secret Data

D8
DAN217_SC59@

1

2

3

SUYIN_33007SR-07T1-C

Deciphered Date

+3VS

JP10

1
2
3
4
5
6
7

Title

SizeDocument NumberRev

D

Date:Sheet of

Compal Electronics, Inc.

CRT & TVout Connector

LA-2821P

1652Friday, November 25, 2005

E

0.5