Compal LA-2271, Aspire 1800, Aspire 1804WSMi Schematic

Page 1
A
1 1
B
C
D
E
2 2
Compal Confidential
ECQ60 Schematics Document
Desktop LGA-775 Package with Grantsdale + ICH6 + ATI M24-P
3 3
2004-08-09-C
REV: 1.0
4 4
Compal Electronics, Inc.
Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SE CRET INFO RMATI ON. THIS SHEET MAY NO T BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
A
B
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
C
D
Cover Sheet
Size Document Number Rev
Custom
ECQ60 LA-2271
Date: Sheet
154Monday, August 09, 2004
E
of
Page 2
A
B
C
D
E
Compal confidential
Block Diagram
Model Name : ECQ60 File Name : LA-2271 Rev:0.2 Part Number : DA8CQ60L000
1 1
Fan Control
VGA RAM
2 2
IDSEL: AD18 PIRQG#, PIRQH# GNT#1, REQ#1 GNT#4, REQ#4
MINIPCI I/F
Slot 1
IDSEL: AD16 PIRQE# GNT#0, REQ#0
1394 Controller
TI TSB43AB21A
page 40
4Mx32 *4
page 19,20
page 30page 33
LVDS, CRT, TV-OUT CONN
page 21,22
ATI M24-P
page 15,16,17,18
IDSEL: AD17 PIRQF# GNT#3, REQ#3
PCI BUS
LAN
BCM5788 /BCM4401
page 31
PCIExpress x16-Lane
PIRQA#
IDSEL: AD20 PIRQA# GNT#2, REQ#2 SERIRQ
CardBus
ENE CB1410
3.3V 33MHz
page 28
Desktop Prescott
LGA-775
775pin
System Bus
800MHz
page 4,5,6
Grantsdale
BGA-1210 Pin
page 7,8,9,10
Direct Med ia Interface
2GB/s point-to-point(1GB/s each direction)
ICH6
BGA-609 Pin
page 23,24,25,26
Thermal Se nsor
ADM1032ARM
page 5
HD#(0..63)HA#(3..31)
Clock Generator
ICS954101
page 14
Memory BUS (DDR)
2.6V 333/400MHz
DDR SO-DIMM X2
BANK 0, 1, 2, 3
page 11,12,13
USB port 3
TV-Tuner (USB I/F)
page 34
3.3V 48MHz
3.3V 24.576MHz
3.3V ATA100
USB port 0, 2, 4, 6
USB conn
page 34
USBx4
AC-LINK
USB port 7
Card Reader I/F
page 40
USB port 1
BlueTooth I/F
page 34
1394 Connector
3 3
DC/DC Interface
page 30
LED INDICATOR
RJ45
page 32
Suspend
page 43
Power Circuit DC/DC
page 44,45,46,47,48 49,50,51,52
4 4
A
Power On/Off Reset & RTC
page 39
page 39
Slot 0
page 29
SIO LPC47N217
Base I/O Address 2Eh
page 35
LPC BUS
3.3V 33MHz
ENE KB910
LPC to X-BUS & KBC
page 37
HDD
page 27
CDROM
page 27
AC97 Codec
ALC250
page 41
MDC
page 36
FIR
page 34
Legacy I/O Option
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SE CRET INFO RMATI ON. THIS SHEET MAY NO T BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
B
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
BIOS
page 38
Touch Pad
Int.KBD
C
page 37
page 37
CIR / LED / CD-PLAY CONN
page 40
Title
Size Document Number Rev
D
Date: Sheet
Amplifier / Phone Jack/ Line In Jack/ Mic In Jack
page 42
Compal Electronics, Inc.
Block Diagram
Custom
ECQ60 LA-2271
254Monday, August 09, 2004
E
of
Page 3
A
B
C
D
E
Voltage Rails
Power Plane Description
VIN
1 1
2 2
B+ +CPU_CORE +V_FSB_VTT ON OFF OFF1.2V rail for Processor I/O & GTL Termination +PCIE_1.2VS +1.3VS 1.3VS for DDR1 Termination +VGA_CORE VGA Core Power ON
+1.8VS +2.6V +2.6VS 2.6VS switched power rail +3VALW +3V +3VS +5VALW +5VS
+RTCVCC
Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.
Adapter power supply (19V) AC or batte ry power rail for power circuit. Core voltage for CPU
+PCIE_1.2VS power rail for VGA PCIExpress
MCH & ICH Core Power ON O FF OFF+1.5VS
1.8V switched power rail
2.6V power rail for DDR1
3.3V always on power rail
3.3V power rail
3.3V switched power rail 5V always on power rail 5V switched power rail 12V always on power rail RTC power
S0-S1 S3 S5
N/A N/A N/A
ON OFF
ON OFF ON OFF OFF
OFF OFF
OFF
ON ON
ON OFF
ON ON
ON ON* ON
ON
OFF
ON ON
ON OFF
ON
ON
ON+12VALW ON
ON
N/AN/AN/A OFF
OFF
OFF OFF OFF
OFF OFF ON* OFF ON* ON
Board ID Table for AD channel
Vcc 3.3V +/- 5%
Board ID
0 1 2 3 4 5 6 7 NC
Board ID
*
100K +/- 5%Ra
8.2K +/- 5% 18K +/- 5% 33K +/- 5% 56K +/- 5% 100K +/- 5% 200K +/- 5%
0 1 2 3 4
Rb V min
0
AD_BID
0 V
0.216 V 0.250 V 0.289 V
0.436 V
0.712 V
1.036 V
1.453 V 1.650 V 1.759 V
1.935 V
2.500 V
PCB Revision
0.1
0.2
0.3
0.4
Vtyp
AD_BID
V
AD_BID
0 V 0 V
0.503 V
0.819 V
0.538 V
0.875 V
1.185 V 1.264 V
2.200 V
3.300 V
2.341 V
3.300 V
max
5 6 7
External PCI Devices
Device IDSEL # REQ # / GNT # Interrupts
VGA
CardBus
LAN
3 3
Mini-PCI
1394
AD20 AD17 AD18,AD22 AD16 0
2
3PIRQF
1
PIRQA PIRQA
PIRQG/PIRQH PIRQE
EC SM Bus1 address
Device
Smart Battery EEPROM(24C16/02)
(24C04)
Address Address
0001 011X b 1010 000X b 1011 000Xb
EC SM Bus2 address
Device
ADM1032
1001 100X b
ICH6 SM Bus address
Device
Clock Generator ( ICS954101)
4 4
DDR DIMM0 DDR DIMM1
A
Address
1101 001Xb 1010 000Xb 1010 010Xb
Compal Electronics, Inc.
Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SE CRET INFO RMATI ON. THIS SHEET MAY NO T BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
B
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
C
D
Notes
Size Document Number Rev
Custom
ECQ60 LA-2271
Date: Sheet
354Monday, August 09, 2004
E
of
Page 4
A
1 1
AB6
AA4 AD6 AA5 AB5 AC5 AB4 AF5 AF4 AG6 AG4 AG5 AH4 AH5
AJ5 AJ6
AD3 AB2
F28
G28
AA2
JP20A
L5 P6
M5
L4 M4 R4
T5 U6
T4 U5 U4
V5
V4
W5 W6
Y6
Y4
K4
J5 M6
K6
J6 D2
U2 U3
F3 G8 C2 C3
D4
E4 G7
Y1
V2
H_A#[3..31]7
2 2
H_REQ#[0..4]7
H_ADS#7
R141 62_0402_5%
+V_FSB_VTT
+VTT_OUT_LEFT
3 3
+VTT_OUT_RIGHT
1 2
R116 62_0402_5%
1 2
R138 @1K_0402_5%
H_BR0#7 H_BPRI#7 H_BNR#7 H_LOCK#7
CLK_BCLK14 CLK_BCLK#14
H_HIT#7 H_HITM#7
H_DEFER#7
1 2
H_BOOTSELECT
H_IERR#
H_BOOTSELECT
LL_ID0
(For Test Point)
H_A#3 H_A#4 H_A#5 H_A#6 H_A#7 H_A#8 H_A#9 H_A#10 H_A#11 H_A#12 H_A#13 H_A#14 H_A#15 H_A#16 H_A#17 H_A#18 H_A#19 H_A#20 H_A#21 H_A#22 H_A#23 H_A#24 H_A#25 H_A#26 H_A#27 H_A#28
H_A#30 H_A#31
H_REQ#0 H_REQ#1 H_REQ#2 H_REQ#3 H_REQ#4
+CPU_CORE
AG22
A03#
VCCP1 A04# A05# A06# A07# A08# A09# A10# A11# A12# A13# A14# A15# A16# A17# A18# A19# A20# A21# A22# A23# A24# A25# A26# A27# A28# A29# A30# A31# A32# A33# A34# A35#
REQ0# REQ1# REQ2# REQ3# REQ4# ADS#
AP0# AP1# BINIT# IERR#
BR0# BPRI# BNR# LOCK#
BCLK0 BCLK1
HIT# HITM# DEFER#
BOOTSELECT LL_ID0 LL_ID1
K29
U25
B
AM26
AL8
AE12
AE11
W23
W24
W25
T25
Y28
AL18
AC25
W30
Y30
AN14
AD28
Y26
AC29
M29
U24
J23
AC27
AM18
AM19
AB8
AC26
J28
VCCP2
VCCP3
VCCP4
VCCP5
VCCP6
VCCP7
VCCP8
VCCP9
VCCP10
VCCP11
VCCP12
VCCP13
VCCP14
VCCP15
VCCP16
VCCP17
VCCP18
VCCP19
VCCP20
VCCP21
VCCP22
VCCP23
VCCP24
VCCP25
VCCP26
VCCP27
VCCP28J8VCCP29
VCCP76
VCCP77Y8VCCP78
VCCP79
VCCP80
VCCP81
VCCP82
VCCP83
VCCP84
VCCP85
VCCP86
VCCP87U8VCCP88
VCCP89
VCCP90
VCCP91
VCCP92
VCCP93
VCCP94
VCCP95
VCCP96
VCCP97
VCCP98
VCCP99
VCCP100
VCCP101
VCCP102
VCCP103
AE9
J22
Y29
AK25
AK19
AG15
K28
U23
N27
U28
M23
AJ12
AD27
AG29
AD8
AK18
AM22
T29
K24
AK12
AH28
AH21
AH22
AM14
AM25
C
T30
AM9
AF15
AC8
AE14
N23
W29
U29
AC24
VCCP30
VCCP31
VCCP32
VCCP33
VCCP34
VCCP35
VCCP36
VCCP37
VCCP38
LGA-775
(1/4)
VCCP104
VCCP105
VCCP106
VCCP107
VCCP108
VCCP109
VCCP110
VCCP111
VCCP112
J25
U30
J19
AJ18
AL21
AG25
T24
AG21
AM21
D
AC23
Y23
AN26
AN25
AN11
AN18
Y27
Y25
AD24
AE23
AE22
AN19
AE21
AM30
AE19
AC30
AE15
M30
K27
M24
AN21
AC28
N25
AE18
W26
AD25
N30
AD26
AJ26
AM29
M25
M26
L8
H_D#0
VCCP39
VCCP40
VCCP41
VCCP42
VCCP43
VCCP44
VCCP45
VCCP46
VCCP47
VCCP48
VCCP49
VCCP50
VCCP51V8VCCP52K8VCCP53
VCCP54
VCCP55
VCCP56
VCCP57
VCCP58
VCCP59
VCCP60
VCCP61
VCCP62T8VCCP63
VCCP64
VCCP65
VCCP66
VCCP67
VCCP68M8VCCP69
VCCP70
VCCP71
VCCP72
VCCP73
VCCP74
VCCP113
VCCP114
VCCP115
VCCP116
VCCP117
VCCP118
VCCP119
VCCP120
VCCP121
VCCP122
VCCP123
VCCP124
VCCP125
VCCP126R8VCCP127
VCCP128
VCCP129
VCCP130
VCCP131
VCCP132
VCCP133
VCCP134
VCCP135
VCCP136
VCCP137
VCCP138
VCCP139
VCCP140
VCCP141
VCCP142
VCCP143
VCCP144
VCCP145
VCCP146
VCCP147
VCCP148
J15
J20
AJ22
AH30
AH18
AH26
AG12
W27
T23
U27
AN8
AL25
AH14
J10
AJ15
AK22
AK26
AN29
AG11
J26
J18
AN9
AG26
J21
AL15
AF18
AH15
AF8
AF11
AK15
AK21
AD23
AG27
AG30
AM15
B4
VCCP75
D00#
C5
D01#
A4
D02#
C6
D03#
A5
D04#
B6
D05#
B7
D06#
A7
D07#
A10
D08#
A11
D09#
B10
D10#
C11
D11#
D8
D12#
B12
D13#
C12
D14#
D11
D15#
G9
D16#
F8
D17#
F9
D18#
E9
D19#
D7
D20#
E10
D21#
D10
D22#
F11
D23#
F12
D24#
D13
D25#
E13
D26#
G13
D27#
F14
D28#
G14
D29#
F15
D30#
G15
D31#
G16
D32#
E15
D33#
E16
D34#
G18
D35#
G17
D36#
F17
D37#
F18
D38#
E18
D39#
E19
D40#
F20
D41#
E21
D42#
F21
D43#
G21
D44#
E22
D45#
D22
D46#
G22
D47#
D20
D48#
D17
D49#
A14
D50#
C15
D51#
C14
D52#
B15
D53#
C18
D54#
B16
D55#
A17
D56#
B18
D57#
C21
D58#
B21
D59#
B19
D60#
A19
D61#
A22
D62#
B22
D63#
FOX_PE077507-0741-01
H_D#1 H_D#2 H_D#3 H_D#4 H_D#5 H_D#6 H_D#7 H_D#8
H_D#9 H_D#10 H_D#11 H_D#12 H_D#13 H_D#14 H_D#15 H_D#16 H_D#17 H_D#18 H_D#19 H_D#20 H_D#21 H_D#22 H_D#23 H_D#24 H_D#25H_A#29 H_D#26 H_D#27 H_D#28 H_D#29 H_D#30 H_D#31 H_D#32 H_D#33 H_D#34 H_D#35 H_D#36 H_D#37 H_D#38 H_D#39 H_D#40 H_D#41 H_D#42 H_D#43 H_D#44 H_D#45 H_D#46 H_D#47 H_D#48 H_D#49 H_D#50 H_D#51 H_D#52 H_D#53 H_D#54 H_D#55 H_D#56 H_D#57 H_D#58 H_D#59 H_D#60 H_D#61 H_D#62 H_D#63
E
H_D#[0..63] 7
+CPU_CORE
4 4
Compal Electronics, Inc.
Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
A
B
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
C
D
LGA-775(1/3)
Size Document Number Rev
Custom
ECQ60 LA-2271
Date: Sheet
454Monday, August 09, 2004
E
of
Page 5
A
B
C
D
E
+V_FSB_VTT
+VTT_OUT_RIGHT
+VTT_OUT_LEFT
1 1
2 2
+V_FSB_VTT
L12 LQG21F4R7N00_0805
1 2
1 2
L11 LQG21F4R7N00_0805
3 3
4 4
Note: Please change to 10uH, DC current of 120mA parts and close to cap DC Voltage drop from VTT to VCCA should be < 70mV
+VTT_OUT_LEFT
+VTT_OUT_RIGHT
1 2
R100 470_0402_5%
1 2
R98 470_0402_5%
1 2
R99 470_0402_5%
1 2
R110 62_0402_5%
1 2
R122 100_0402_5%
+VTT_OUT_RIGHT
PLL Layout note :
1.Place cap within 600 mils of the VCCA and VSSA pins.
2.H_VCCIOPLL,HVCCA,HVSSA trace wide 12 mils(min)
CPU_CLKSEL0 CPU_CLKSEL1 CPU_CLKSEL2
H_RESET# H_PWRGD
H_RS#[0..2]7
H_TRDY#7
H_A20M#24
H_FERR#24
H_IGNNE#24
H_SMI#24
H_PWRGD24
H_STPCLK#24
H_INTR24
H_NMI24
H_INIT#24
H_RESET#7
H_DBSY#7
H_DRDY#7 CPU_CLKSEL07,14 CPU_CLKSEL17,14 CPU_CLKSEL27,14
H_THERMTRIP#24
R156 49.9_0402_1%
1 2
R157 49.9_0402_1%
1 2 1 2 1 2 1 2 1 2
(For Test Point)
T6 PAD T5 PAD
+
RP1
1 8 2 7 3 6 4 5
1K_1206_8P4R_5%
Close to the CPU
(For Test Point) (For Test Point)
12 12 12 12
ITP_TRST# ITP_TCK ITP_TDI ITP_TMS
R142 49.9_0402_1% R147 49.9_0402_1% R144 49.9_0402_1% R153 49.9_0402_1%
1 2
C42 33U_D2_8M_R35
R120 100_0402_1% R129 100_0402_1% R83 60.4_0402_1% R132 60.4_0402_1%
A
H_RS#0 H_RS#1 H_RS#2
H_PWRGD
H_RESET#
CPU_CLKSEL0 CPU_CLKSEL1 CPU_CLKSEL2
H_THERMDA H_THERMDC
ITP_BPM#0 ITP_BPM#1 ITP_BPM#2 ITP_BPM#3 ITP_BPM#4 ITP_BPM#5
ITP_TCK ITP_TDI ITP_TDO ITP_TMS ITP_TRST#
H_VCCA
VCC_MB_REGULATION VSS_MB_REGULATION
VCCSENSE VSSSENSE
H_VSSA
Trace >= 25mils
CLK_ITP14 CLK_ITP#14
COMP2 COMP3 COMP0 COMP1
COMP0 COMP1 COMP2 COMP3
JP20B
B3
RS0#
F5
RS1#
A3
RS2#
H4
RSP#
E3
TRDY#
K3
A20M#
R3
FERR#/PBE#
N2
IGNNE#
P2
SMI#
N1
PWRGOOD
M3
STPCLK#
K1
LINT0
L1
LINT1
P3
INIT#
G23
RESET#
B2
DBSY#
C1
DRDY#
G29
BSEL0
H30
BSEL1
G30
BSEL2
AL1
THERMDA
AK1
THERMDC
M2
THERMTRIP#
AJ2
BPM0#
AJ1
BPM1#
AD2
BPM2#
AG2
BPM3#
AF2
BPM4#
AG3
BPM5#
AE1
TCK
AD1
TDI
AF1
TDO
AC1
TMS
AG1
TRST#
C23
VCCIOPLL
A23
VCCA
AN5
VCC_MB_REGULATION
AN6
VSS_MB_REGULATION
AN3
VCCSENSE
AN4
VSSSENSE
B23
VSSA
AK3
ITP_CLK0
AJ3
ITP_OUT1
A13
COMP0
T1
COMP1
G2
COMP2
R1
COMP3
H_THERMDA
1
H_THERMDC
C549
2
2200P_0402_50V7K
+CPU_CORE
AJ21
VCCP149
+3VS
AM11
VCCP150
B
AL11
AJ11
K30
AL14
AN30
AH25
AL12
AJ9
AK11
AG14
VCCP151
VCCP152
VCCP153
VCCP154
VCCP155
VCCP156
VCCP157
VCCP158
VCCP159
VCCP160
RSVD1N4RSVD2P5RSVD3
RSVD4
RSVD5
RSVD6
RSVD7D1RSVD8
D23
AE4
AC4
AM5
1 2
C550 0.1U_0402_16V4Z
U42
1
VDD
2 3
+VTT_OUT_LEFT
SCLK
D+
SDATA
ALERT#
D­THERM#4GND
ADM1032AR_SOP8
G781
N29
AL30
AJ25
VCCP161
VCCP162
VCCP163
RSVD9
RSVD10
E5
F29
AK6
R518
1 2
2.74K_0603_1%
22.1K_0603_1%
AH9
J29
VCCP164
VCCP165
RSVD11G6RSVD12
AH2
8 7 6 5
J11
K25
VCCP166
VCCP167
RSVD13N5RSVD14
AE6
R519
K23
AL19
AM8
VCCP168P8VCCP169
VCCP170
VCCP171
RSVD15C9RSVD16
RSVD17
RSVD18
A20
D16
G10
12
T26
N28
AH12
AL22
VCCP172
VCCP173
VCCP174
RSVD19
RSVD20
RSVD21
F23
E23
E24
10K_0402_5%
1
C658
2
AN15
AJ8
U26
AJ19
T27
AK8
VCCP175
VCCP176
VCCP177
VCCP178
VCCP179
VCCP180
LGA-775
RSVD22H2RSVD23J2RSVD24
RSVD26F6RSVD27T2RSVD28Y3RSVD29
RSVD25
J3
D14
EC_SMC2 37 EC_SMD2 37
+3VALW
12
R517
C
2
B
E
3 1
1U_0603_10V6K
AN12
AG9
N26
AF9
AF22
AH11
AJ14
AH19
AH29
AH27
AG28
AL26
AM12
J24
J13
T28
W28
J12
J27
AG19
AL9
AD30
AF21
Y24
AK14
M27
AF14
J30
AG18
AA8
AG8
AL29
AD29
AH8
N24
AN22
J14
K26
AF19
AF12
M28
AK9
VCCP181
VCCP182
VCCP183
VCCP184
VCCP185
VCCP186
VCCP187
VCCP188
VCCP189
VCCP190
VCCP191
VCCP192
VCCP193
VCCP194
VCCP195
VCCP196
VCCP197
VCCP198
VCCP199
VCCP200
VCCP201
VCCP202
VCCP203
VCCP204
VCCP205
VCCP206
VCCP207J9VCCP208
VCCP209
VCCP210
VCCP211
VCCP212
VCCP213
VCCP214
VCCP215
VCCP216W8VCCP217
VCCP218
VCCP219
VCCP220
VCCP221
VCCP222
VCCP223N8VCCP224
VCCP225
VCCP226
EDRDY#
PCREQ#
DP0# DP1# DP2# DP3#
GTLREF SKTOCC# TESTHI00
TESTHI01 TESTHI02 TESTHI03 TESTHI04 TESTHI05 TESTHI06 TESTHI07 TESTHI08 TESTHI09 TESTHI10 TESTHI11
(2/4)
RSVD31E7RSVD32
RSVD30
VTT1
VTT2
VTT3
VTT4
VTT5
VTT6
VTT7
VTT8
VTT9
VTT10
VTT11
VTT12
VTT13
VTT14
VTT15
VTT16
VTT17
VTT18
VTT19
VTT20
VTT21
VTT22
VTT23
VTT24
VTTPWRGD
VTT_OUT1
VTT_OUT2J1VTT_SEL
E6
B13
A29
B25
B29
B30
A26
B27
A25
A28
A27
A30
B26
C29
C28
C30
C25
AE3
+V_FSB_VTT
+VTT_OUT_LEFT
R159 680_0402_5%
1 2
Q48 MMBT3904_SOT23
THIS SHEET OF EN GINEER ING DR AWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED B Y OR D ISCLOS ED T O ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
C
VTT_POWERGD
13
D
Q47
2
2N7002_SOT23
G
S
C26
B28
C27
D27
D28
D25
D26
D29
D30
AA1
AM6
VTT_POWERGD
TESTHI12
DSTBN0# DSTBN1# DSTBN2# DSTBN3#
DSTBP0# DSTBP1# DSTBP2# DSTBP3#
ADSTB0# ADSTB1#
PROCHOT#
MCERR#
VID2
VID3
VID4
VID5
F27
AL5
AL6
AL4
AK4
AM3
1 2
R108 @1K_0402_5%
+VTT_OUT_LEFT +VTT_OUT_RIGHT
D
DBI0# DBI1# DBI2# DBI3#
DBR#
MS_ID0 MS_ID1
SLP#
VID0
VID1
FOX_PE077507-0741-01
AM2
H_VID0 H_VID1 H_VID2 H_VID3 H_VID4 H_VID5
+VTT_OUT_LEFT +VTT_OUT_RIGHT
VTT_POWERGD 51
EDRDY# is not a feature of the Pentium 4 processor in the 775-land package.
F2 G5
J16 H15 H16 J17
H1 AE8 F26
W3 F25 G25 G27 G26 G24 F24 G3 G4 H5 P1 W2
C8 G12 G20 A16
B9 E12 G19 C17
R6 AD5
A8 G11 D19 C20
AC2 AL2 W1
V1 AB3 L2
+3VS
Width : Space = 10 :15(mil)
H_TESTHI0 H_TESTHI1
H_TESTHI2_7
H_TESTHI8 H_TESTHI9 H_TESTHI10 H_TESTHI11 H_TESTHI12
ITP_DBR#
MCERR#
H_VID0 51 H_VID1 51 H_VID2 51 H_VID3 51 H_VID4 51 H_VID5 51
Title
Size Document Number Rev
Date: Sheet
H_EDRDY# 7
H_PCREQ# 7
+GTLREF
1
C91 220P_0402_50V7K
2
R102 62_0402_5% R137 62_0402_5%
R103 62_0402_5%
R128 62_0402_5% R123 62_0402_5% R131 62_0402_5% R125 62_0402_5% R134 62_0402_5%
H_DSTBN#0 7 H_DSTBN#1 7 H_DSTBN#2 7 H_DSTBN#3 7
H_DSTBP#0 7 H_DSTBP#1 7 H_DSTBP#2 7 H_DSTBP#3 7
H_ADSTB#0 7 H_ADSTB#1 7
(For Test Point)
H_PROCHOT# 45,46
(For Test Point)
H_CPUSLP# 24
Compal Electronics, Inc.
LGA-775(2/3)
Custom
ECQ60 LA-2271
GTLREF Voltage should be
0.67*VTT=0.8V
1U_0603_10V4Z
1 2 1 2
1 2
1 2 1 2 1 2 1 2 1 2
H_DINV#0 7 H_DINV#1 7 H_DINV#2 7 H_DINV#3 7
MS_ID[0:1] are provided to indicate the Market Segment for the processor and may be used for future processor compatibility.
H_VID5 H_VID4
H_VID3 H_VID2 H_VID1 H_VID0
+VTT_OUT_LEFT
+GTLREF
1
C98
2
+VTT_OUT_LEFT
1 2
R422 680_0402_5%
1 2
R423 680_0402_5%
RP42
45 36 27 18
680_1206_8P4R_5%
E
12
R119
49.9_0402_1%
12
R118 100_0402_1%
+V_FSB_VTT +VTT_OUT_LEFT
+V_FSB_VTT
+VTT_OUT_RIGHT
554Monday, August 09, 2004
1A
of
Page 6
A
B
C
D
E
+CPU_CORE
1 1
JP20C
LGA-775
A12
VSS1
A15
VSS2 VSS3 VSS4 VSS5 VSS6 VSS7 VSS8 VSS9 VSS10 VSS11 VSS12 VSS13 VSS14 VSS15 VSS16 VSS17 VSS18 VSS19 VSS20 VSS21 VSS22 VSS23 VSS24 VSS25 VSS26 VSS27 VSS28 VSS29 VSS30 VSS31 VSS32 VSS33 VSS34 VSS35 VSS36 VSS37 VSS38 VSS39 VSS40 VSS41 VSS42 VSS43 VSS44 VSS45 VSS46 VSS47 VSS48 VSS49 VSS50 VSS51 VSS52 VSS53 VSS54 VSS55 VSS56 VSS57 VSS58 VSS59 VSS60 VSS61 VSS62 VSS63 VSS64 VSS65 VSS66 VSS67 VSS68 VSS69
(3/4)
A18
A2 A21 A24
A6
A9
AA23 AA24 AA25 AA26 AA27 AA28 AA29
AA3
AA30
AA6 AA7 AB1
2 2
3 3
AB23 AB24 AB25 AB26 AB27 AB28 AB29 AB30
AB7
AC3 AC6 AC7 AD4
AD7 AE10 AE13 AE16 AE17
AE2 AE20 AE24 AE25 AE26 AE27 AE28 AE29 AE30
AE5
AE7 AF10 AF13 AF16 AF17 AF20 AF23 AF24 AF25 AF26 AF27 AF28 AF29
AF3 AF30
AF6
AF7 AG10 AG13 AG16 AG17
VSS70 VSS71 VSS72 VSS73 VSS74 VSS75 VSS76 VSS77 VSS78 VSS79 VSS80 VSS81 VSS82 VSS83 VSS84 VSS85 VSS86 VSS87 VSS88 VSS89 VSS90 VSS91 VSS92 VSS93 VSS94 VSS95 VSS96 VSS97 VSS98
VSS99 VSS100 VSS101 VSS102 VSS103 VSS104 VSS105 VSS106 VSS107 VSS108 VSS109 VSS110 VSS111 VSS112 VSS113 VSS114 VSS115 VSS116 VSS117 VSS118 VSS119 VSS120 VSS121 VSS122 VSS123 VSS124 VSS125 VSS126 VSS127 VSS128 VSS129 VSS130 VSS131 VSS132 VSS133 VSS134 VSS135 VSS136 VSS137 VSS138
AG20 AG23 AG24 AG7 AH1 AH10 AH13 AH16 AH17 AH20 AH23 AH24 AH3 AH6 AH7 AJ10 AJ13 AJ16 AJ17 AJ20 AJ23 AJ24 AJ27 AJ28 AJ29 AJ30 AJ4 AJ7 AK10 AK13 AK16 AK17 AK2 AK20 AK23 AK24 AK27 AK28 AK29 AK30 AK5 AK7 AL10 AL13 AL16 AL17 AL20 AL23 AL24 AL27 AL28 AL3 AL7 AM1 AM10 AM13 AM16 AM17 AM20 AM23 AM24 AM27 AM28 AM4 AM7 AN1 AN10 AN13 AN16
JP20D
LGA-775
AN17
VSS139
AN2
VSS140
AN20
VSS141
AN23
VSS142
AN24
VSS143
AN27
VSS144
AN28
VSS145
AN7
VSS146
B1
VSS147
B11
VSS148
B14
VSS149
B17
VSS150
B20
VSS151
B24
VSS152
B5
VSS153
B8
VSS154
C10
VSS155
C13
VSS156
C16
VSS157
C19
VSS158
C22
VSS159
C24
VSS160
C4
VSS161
C7
VSS162
D12
VSS163
D15
VSS164
D18
VSS165
D21
VSS166
D24
VSS167
D3
VSS168
D5
VSS169
D6
VSS170
D9
VSS171
E11
VSS172
E14
VSS173
E17
VSS174
E2
VSS175
E20
VSS176
E25
VSS177
E26
VSS178
E27
VSS179
E28
VSS180
E29
VSS181
E8
VSS182
F10
VSS183
F13
VSS184
F16
VSS185
F19
VSS186
F22
VSS187
F4
VSS188
F7
VSS189
G1
VSS190
H10
VSS191
H11
VSS192
H12
VSS193
H13
VSS194
H14
VSS195
H17
VSS196
H18
VSS197
H19
VSS198
H20
VSS199
H21
VSS200
H22
VSS201
H23
VSS202
H24
VSS203
H25
VSS204
H26
VSS205
H27
VSS206
H28
VSS207
(4/4)
VSS208 VSS209 VSS210 VSS211 VSS212 VSS213 VSS214 VSS215 VSS216 VSS217 VSS218 VSS219 VSS220 VSS221 VSS222 VSS223 VSS224 VSS225 VSS226 VSS227 VSS228 VSS229 VSS230 VSS231 VSS232 VSS233 VSS234 VSS235 VSS236 VSS237 VSS238 VSS239 VSS240 VSS241 VSS242 VSS243 VSS244 VSS245 VSS246 VSS247 VSS248 VSS249 VSS250 VSS251 VSS252 VSS253 VSS254 VSS255 VSS256 VSS257 VSS258 VSS259 VSS260 VSS261 VSS262 VSS263 VSS264 VSS265 VSS266 VSS267 VSS268 VSS269 VSS270 VSS271 VSS272 VSS273 VSS274 VSS275 VSS276
H29 H3 H6 H7 H8 H9 J4 J7 K2 K5 K7 L23 L24 L25 L26 L27 L28 L29 L3 L30 L6 L7 M1 M7 N3 N6 N7 P23 P24 P25 P26 P27 P28 P29 P30 P4 P7 R2 R23 R24 R25 R26 R27 R28 R29 R30 R5 R7 T3 T6 T7 U1 U7 V23 V24 V25 V26 V27 V28 V29 V3 V30 V6 V7 W4 W7 Y2 Y5 Y7
+CPU_CORE
+CPU_CORE
SANYO OS-CON 820uF _ERS7m ohm* 5 H=13mm SANYO OS-CON 220uF _ERS13m ohm*7 H=6mm
+CPU_CORE
+CPU_CORE
+CPU_CORE
Place all 22U_1206_6.3V6M inside CPU socket cavity
1
C512 22U_1206_6.3V6M
2
1
C527 22U_1206_6.3V6M
2
1
C157 22U_1206_6.3V6M
2
1
C519 22U_1206_6.3V6M
2
1
C530 22U_1206_6.3V6M
2
1
C109 22U_1206_6.3V6M
2
1
C528 22U_1206_6.3V6M
2
1
C108 22U_1206_6.3V6M
2
1
C118 22U_1206_6.3V6M
2
560U_E9_4V_M_R7 change to 820U_E9_2.5V_M_R7 (P/N:CB8200WM000)
1
+
C472 560U_E9_4V_M_R7
2
1
+
C551 220U_C6_6.3V_M_R15
2
1
+
C555 220U_C6_6.3V_M_R15
2
1
+
C495 560U_E9_4V_M_R7
2
1
+
C552
2
220U_C6_6.3V_M_R15
1
+
C556
2
220U_C6_6.3V_M_R15
1
+
C521 560U_E9_4V_M_R7
2
1
+
C553 220U_C6_6.3V_M_R15
2
1
+
C557 220U_C6_6.3V_M_R15
2
1
C531 22U_1206_6.3V6M
2
1
C117 22U_1206_6.3V6M
2
1
C131 22U_1206_6.3V6M
2
1
+
C536 560U_E9_4V_M_R7
2
1
+
C554
2
220U_C6_6.3V_M_R15
1
C511 22U_1206_6.3V6M
2
1
C130 22U_1206_6.3V6M
2
1
C143 22U_1206_6.3V6M
2
1
+
C540 560U_E9_4V_M_R7
2
1
C518 22U_1206_6.3V6M
2
1
C142 22U_1206_6.3V6M
2
1
C158 22U_1206_6.3V6M
2
FOX_PE077507-0741-01
4 4
A
FOX_PE077507-0741-01
B
Decoupling Reference Document: Grantsdale Chipset Platform Design guide Rev1.0 (14652)Page269
Decoupling Reference Requirement: 560uF Polymer, ESR:6m ohm(each) * 10 22uF X5R * 18
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
C
D
Compal Electronics, Inc.
Title
LGA-775(3/3)
Size Document Number Rev
Custom
ECQ60 LA-2271
Date: Sheet
654Monday, August 09, 2004
E
of
Page 7
A
B
C
D
E
H_A#[3..31]4
1 1
H_REQ#[0..4]4
2 2
3 3
4 4
H_ADSTB#05 H_ADSTB#15
H_DSTBN#05 H_DSTBN#15 H_DSTBN#25 H_DSTBN#35 H_DSTBP#05 H_DSTBP#15 H_DSTBP#25 H_DSTBP#35
H_DINV#05 H_DINV#15 H_DINV#25 H_DINV#35
H_RESET#5
H_ADS#4 H_BNR#4 H_BPRI#4 H_BR0#4 H_DBSY#5
H_DEFER#4
H_DRDY#5
H_EDRDY#5
H_HIT#4 H_HITM#4 H_LOCK#4
H_PCREQ#5
H_TRDY#5
H_RS#[0..2]5
H_A#3 H_A#4 H_A#5 H_A#6 H_A#7 H_A#8 H_A#9 H_A#10 H_A#11 H_A#12 H_A#13 H_A#14 H_A#15 H_A#16 H_A#17 H_A#18 H_A#19 H_A#20 H_A#21 H_A#22 H_A#23 H_A#24 H_A#25 H_A#26 H_A#27 H_A#28 H_A#29 H_A#30 H_A#31
H_REQ#0 H_REQ#1 H_REQ#2 H_REQ#3 H_REQ#4
H_RS#0 H_RS#1 H_RS#2
U35A
Grantsdale
H29
HA3#
G30 G32
M30
M28
M26
G31
G24
M31 M35
M32
K29 J29
K30 L29
L31 L28 J28 K27 K33
R29 L26 N26
N31 P26 N29 P28 R28 N33 T27 T31 U28 T26 T29
F33 E32 H31
F31 J31
N27 E35
F26 F19 C29 E33 H26 J19 B29
E34 J26 K19 B26
E30 R33 L35 J35
P33 L34 N35 L33 E31 N34
K34 P34 J32
(1/9)
HA4# HA5#
DDR1
HA6# HA7# HA8# HA9# HA10# HA11# HA12# HA13# HA14# HA15# HA16# HA17# HA18# HA19# HA20# HA21# HA22# HA23# HA24# HA25# HA26# HA27# HA28# HA29# HA30# HA31#
HREQ0# HREQ1# HREQ2# HREQ3# HREQ4#
HADSTB0# HADSTB1#
HDSTBN0# HDSTBN1# HDSTBN2# HDSTBN3# HDSTBP0# HDSTBP1# HDSTBP2# HDSTBP3#
HDINV0# HDINV1# HDINV2# HDINV3#
HCPURST#
HADS# HBNR# HBPRI# HBREQ0# HDBSY# HDEFER# HDRDY# HEDRDY# HHIT# HHITM# HLOCK# HPCREQ# HTRDY#
HRS0# HRS1# HRS2#
GRANTSDALE-DDR1_BGA1210
HD0 HD1 HD2 HD3 HD4 HD5 HD6 HD7 HD8
HD9 HD10 HD11 HD12 HD13 HD14 HD15 HD16 HD17 HD18 HD19 HD20 HD21 HD22 HD23 HD24 HD25 HD26 HD27 HD28 HD29 HD30 HD31 HD32 HD33 HD34 HD35 HD36 HD37 HD38 HD39 HD40 HD41
HOST
HD42 HD43 HD44 HD45 HD46 HD47 HD48 HD49 HD50 HD51 HD52 HD53 HD54 HD55 HD56 HD57 HD58 HD59 HD60 HD61 HD62 HD63
HSWING HSCOMP HRCOMP
HVREF HCLKP
HCLKN
BSEL0 BSEL1 BSEL2
HSWING Trace=10Mil Space=7Mil
HSWING
0.01U_0402_16V7K
C70
J33 H33 J34 G35 H35 G34 F34 G33 D34 C33 D33 B34 C34 B33 C32 B32 E28 C30 D29 H28 G29 J27 F28 F27 E27 E25 G25 J25 K25 L25 L23 K23 J22 J24 K22 J21 M21 H23 M19 K21 H20 H19 M18 K18 K17 G18 H18 F17 A25 C27 C31 B30 B31 A31 B27 A29 C28 A28 C25 C26 D27 A27 E24 B25
A23 D24 B23 A24
M23 M22
H16 E15 D17
HSWING HSCOMP HRCOMP MCH_GTLREF
BSEL0 BSEL1 BSEL2
1
2
H_D#0 H_D#1 H_D#2 H_D#3 H_D#4 H_D#5 H_D#6 H_D#7 H_D#8
H_D#9 H_D#10 H_D#11 H_D#12 H_D#13 H_D#14 H_D#15 H_D#16 H_D#17 H_D#18 H_D#19 H_D#20 H_D#21 H_D#22 H_D#23 H_D#24 H_D#25 H_D#26 H_D#27 H_D#28 H_D#29 H_D#30 H_D#31 H_D#32 H_D#33 H_D#34 H_D#35 H_D#36 H_D#37 H_D#38 H_D#39 H_D#40 H_D#41 H_D#42 H_D#43 H_D#44 H_D#45 H_D#46 H_D#47 H_D#48 H_D#49 H_D#50 H_D#51 H_D#52 H_D#53 H_D#54 H_D#55 H_D#56 H_D#57 H_D#58 H_D#59 H_D#60 H_D#61 H_D#62 H_D#63
R67 10K_0402_5% R68 10K_0402_5% R66 10K_0402_5%
12
R64 301_0402_1%
12
R72 100_0402_1%
H_D#[0..63] 4
+V_FSB_VTT
R87 60.4_0402_1%
1 2
R65 20_0402_1%
1 2
CLK_HCLK 14 CLK_HCLK# 14
1 2 1 2 1 2
MCH_GTLREF Trace=12Mil Space=15Mil
PCIE_TXN[0..15]15
PCIE_TXP[0..15]15 VGA_PCIE_RXN[0..15]15 VGA_PCIE_RXP[0..15]15
CPU_CLKSEL0 5,14 CPU_CLKSEL1 5,14 CPU_CLKSEL2 5,14
MCH_GTLREF
C69
0.1U_0402_16V4Z
VGA_PCIE_RXN13 VGA_PCIE_RXN12 VGA_PCIE_RXN11 VGA_PCIE_RXN10 VGA_PCIE_RXN9 VGA_PCIE_RXN8 VGA_PCIE_RXN7 VGA_PCIE_RXN6 VGA_PCIE_RXN5 VGA_PCIE_RXN4 VGA_PCIE_RXN3 VGA_PCIE_RXN2 VGA_PCIE_RXN1 VGA_PCIE_RXN0
VGA_PCIE_RXP15 VGA_PCIE_RXP14 VGA_PCIE_RXP13 VGA_PCIE_RXP12 VGA_PCIE_RXP11 VGA_PCIE_RXP10 VGA_PCIE_RXP9 VGA_PCIE_RXP8 VGA_PCIE_RXP7 VGA_PCIE_RXP6 VGA_PCIE_RXP5 VGA_PCIE_RXP4 VGA_PCIE_RXP3 VGA_PCIE_RXP2 VGA_PCIE_RXP1 VGA_PCIE_RXP0
+V_FSB_VTT+V_FSB_VTT
1
2
PCIE_TXN[0..15]
PCIE_TXP[0..15] VGA_PCIE_RXN[0..15] VGA_PCIE_RXP[0..15]
C446 0.1U_0402_16V4Z
1 2
C458 0.1U_0402_16V4Z
1 2
C466 0.1U_0402_16V4Z
1 2
C471 0.1U_0402_16V4Z
1 2
C478 0.1U_0402_16V4Z
1 2
C490 0.1U_0402_16V4Z
1 2
C503 0.1U_0402_16V4Z
1 2
C510 0.1U_0402_16V4Z
1 2
C445 0.1U_0402_16V4Z
1 2
C452 0.1U_0402_16V4Z
1 2
C464 0.1U_0402_16V4Z
1 2
C473 0.1U_0402_16V4Z
1 2
C476 0.1U_0402_16V4Z
1 2
C488 0.1U_0402_16V4Z
1 2
C499 0.1U_0402_16V4Z
1 2
C508 0.1U_0402_16V4Z
1 2
12
R63
49.9_0402_1%
12
R71 100_0402_1%
C444 0.1U_0402_16V4Z
1 2
C447 0.1U_0402_16V4Z
1 2
C460 0.1U_0402_16V4Z
1 2
C467 0.1U_0402_16V4Z
1 2
C475 0.1U_0402_16V4Z
1 2
C487 0.1U_0402_16V4Z
1 2
C492 0.1U_0402_16V4Z
1 2
C507 0.1U_0402_16V4Z
1 2
C441 0.1U_0402_16V4Z
1 2
C450 0.1U_0402_16V4Z
1 2
C459 0.1U_0402_16V4Z
1 2
C469 0.1U_0402_16V4Z
1 2
C474 0.1U_0402_16V4Z
1 2
C484 0.1U_0402_16V4Z
1 2
C497 0.1U_0402_16V4Z
1 2
C504 0.1U_0402_16V4Z
1 2
+VCC_EXP_1.5VS
R73 1K_0402_5%
R133
24.9_0402_1%
12
EXP_SLR
GMCH's PCI Express lane numbers are reversed0
Normal operation1
PCIE_TXN15 PCIE_TXN14 PCIE_TXN13 PCIE_TXN12 PCIE_TXN11 PCIE_TXN10 PCIE_TXN9 PCIE_TXN8 PCIE_TXN7 PCIE_TXN6 PCIE_TXN5 PCIE_TXN4 PCIE_TXN3 PCIE_TXN2 PCIE_TXN1 PCIE_TXN0
PCIE_TXP15 PCIE_TXP14 PCIE_TXP13 PCIE_TXP12 PCIE_TXP11 PCIE_TXP10 PCIE_TXP9 PCIE_TXP8 PCIE_TXP7 PCIE_TXP6 PCIE_TXP5 PCIE_TXP4 PCIE_TXP3 PCIE_TXP2 PCIE_TXP1 PCIE_TXP0
PCIE_RXN15VGA_PCIE_RXN15 PCIE_RXN14VGA_PCIE_RXN14 PCIE_RXN13 PCIE_RXN12 PCIE_RXN11 PCIE_RXN10 PCIE_RXN9 PCIE_RXN8 PCIE_RXN7 PCIE_RXN6 PCIE_RXN5 PCIE_RXN4 PCIE_RXN3 PCIE_RXN2 PCIE_RXN1 PCIE_RXN0
PCIE_RXP15 PCIE_RXP14 PCIE_RXP13 PCIE_RXP12 PCIE_RXP11 PCIE_RXP10 PCIE_RXP9 PCIE_RXP8 PCIE_RXP7 PCIE_RXP6 PCIE_RXP5 PCIE_RXP4 PCIE_RXP3 PCIE_RXP2 PCIE_RXP1 PCIE_RXP0
EXP_SLR
U35B
F11
EXP_RXN0
H11
EXP_RXN1
E9
EXP_RXN2
E7
EXP_RXN3
B4
EXP_RXN4
E5
EXP_RXN5
G5
EXP_RXN6
H7
EXP_RXN7
J5
EXP_RXN8
K7
EXP_RXN9
L5
EXP_RXN10
R10
EXP_RXN11
M7
EXP_RXN12
N5
EXP_RXN13
P8
EXP_RXN14
R5
EXP_RXN15
E11
EXP_RXP0
J11
EXP_RXP1
F9
EXP_RXP2
F7
EXP_RXP3
B3
EXP_RXP4
D5
EXP_RXP5
G6
EXP_RXP6
H8
EXP_RXP7
J6
EXP_RXP8
K8
EXP_RXP9
L6
EXP_RXP10
P10
EXP_RXP11
M8
EXP_RXP12
N6
EXP_RXP13
P7
EXP_RXP14
R6
EXP_RXP15
C9
EXP_TXN0
A8
EXP_TXN1
C7
EXP_TXN2
A6
EXP_TXN3
C5
EXP_TXN4
D2
EXP_TXN5
F3
EXP_TXN6
G1
EXP_TXN7
H3
EXP_TXN8
J1
EXP_TXN9
K3
EXP_TXN10
L1
EXP_TXN11
M3
EXP_TXN12
N1
EXP_TXN13
P3
EXP_TXN14
R1
EXP_TXN15
C10
EXP_TXP0
A9
EXP_TXP1
C8
EXP_TXP2
A7
EXP_TXP3
C6
EXP_TXP4
C2
EXP_TXP5
E3
EXP_TXP6
F1
EXP_TXP7
G3
EXP_TXP8
H1
EXP_TXP9
J3
EXP_TXP10
K1
EXP_TXP11
L3
EXP_TXP12
M1
EXP_TXP13
N3
EXP_TXP14
P1
EXP_TXP15
K13
SDVO_CTRLDATA
J13
12
SDVO_CTRLCLK
W10
EXP_COMPI
Y10
EXP_COMPO
A16
EXP_SLR
GRANTSDALE-DDR1_BGA1210
(2/9)
PCI EXPRESS-G
DDR1
DMI
CLOCK
DAC
DMI_TXN0 DMI_TXN1 DMI_TXN2 DMI_TXN3
DMI_TXP0 DMI_TXP1 DMI_TXP2 DMI_TXP3
DMI_RXN0 DMI_RXN1 DMI_RXN2 DMI_RXN3
DMI_RXP0 DMI_RXP1 DMI_RXP2 DMI_RXP3
GCLKP GCLKN
DREFCLKP DREFCLKN
RED
GREEN
BLUE RED#
GREEN#
BLUE#
HSYNC VSYNC
DDC_DATA
DDC_CLK
REFSET
EXTTS#
RSTIN#
PWROK
ICH_SYNC#
DMI_RXN0
T3
DMI_RXN1
U1
DMI_RXN2
V3
DMI_RXN3
W5
DMI_RXP0
R3
DMI_RXP1
T1
DMI_RXP2
U3
DMI_RXP3
V5
DMI_TXN0
U6
DMI_TXN1
T8
DMI_TXN2
V8
DMI_TXN3
U10
DMI_TXP0
U5
DMI_TXP1
T9
DMI_TXP2
V7
DMI_TXP3
V10
CLK_PCIE_MCH
A11
CLK_PCIE_MCH#
B11
DOT_96M
M13 M12
F14 D14 H14 G14 E14 J14
E12 D12
L14 M15
A15
K16
AF7
AG7
M14
10P_0402_50V8K
R112 0_0402_5%
DOT_96M#
R113 0_0402_5%
R97 0_0402_5%
1 2
R84 0_0402_5%
1 2
R105 0_0402_5%
1 2
R101 0_0402_5%
1 2
R95 0_0402_5%
1 2
R106 0_0402_5%
1 2
R96 10K_0402_5%
1 2
R77 10K_0402_5%
1 2
R69 255_0402_1%
1 2
R111
10K_0402_5%
PLTRST#
PLTRST#
C664
DMI_RXN0 25 DMI_RXN1 25 DMI_RXN2 25 DMI_RXN3 25
DMI_RXP0 25 DMI_RXP1 25 DMI_RXP2 25 DMI_RXP3 25
DMI_TXN0 25 DMI_TXN1 25 DMI_TXN2 25 DMI_TXN3 25
DMI_TXP0 25 DMI_TXP1 25 DMI_TXP2 25 DMI_TXP3 25
CLK_PCIE_MCH 14 CLK_PCIE_MCH# 14
1 2 1 2
+DAC_2.5VS
12
PLTRST# 15,21,23,27,30,35,37
SYS_PW ROK 25,39
ICH_SYNC# 25
1
2
+1.5VS
+DAC_2.5VS
Compal Electronics, Inc.
Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
A
B
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
C
D
Grantsdale(1/4)
Size Document Number Rev
Custom
ECQ60 LA-2271
Date: Sheet
754Monday, August 09, 2004
E
of
Page 8
A
B
C
D
E
DDRA_SDQ[0..63]11,13 DDRA_SDQS[0..7]11,13
DDRA_SMA[0..13]11,13
1 1
2 2
DDRA_SBS011,13 DDRA_SBS111,13
DDRA_SWE#11,13 DDRA_SCAS#11,13 DDRA_SRAS#11,13
3 3
4 4
+2.6V
12
R148 1K_0402_1%
12
R145 1K_0402_1%
A
DDRA_SCS#011,13 DDRA_SCS#111,13
DDRA_CKE011,13 DDRA_CKE111,13
DDRA_CLK111 DDRA_CLK1#11 DDRA_CLK211 DDRA_CLK2#11
+MCH_VREF
DDRA_SDM[0..7]11,13
DDRA_SDM0 DDRA_SDM1 DDRA_SDM2 DDRA_SDM3 DDRA_SDM4 DDRA_SDM5 DDRA_SDM6 DDRA_SDM7
DDRA_SDQS0 DDRA_SDQS1 DDRA_SDQS2 DDRA_SDQS3 DDRA_SDQS4 DDRA_SDQS5 DDRA_SDQS6 DDRA_SDQS7
DDRA_SMA0 DDRA_SMA1 DDRA_SMA2 DDRA_SMA3 DDRA_SMA4 DDRA_SMA5 DDRA_SMA6 DDRA_SMA7 DDRA_SMA8 DDRA_SMA9 DDRA_SMA10 DDRA_SMA11 DDRA_SMA12 DDRA_SMA13 DDRB_SMA13
DDRA_SCS#0 DDRA_SCS#1
DDRA_CKE0 DDRA_CKE1
AN7 AH16 AK29 AG34 AA33
AG1
AP7 AF17 AM30 AG35 AA34
AG2
AR7 AG17
AL29 AG33 AA35
AR24
AL24 AP23 AR23 AR29
AN22 AP22 AN21 AP21 AM21 AP19 AR20 AN16 AN18 AM15 AN23 AP15 AP13 AB33
AN28 AP26
AP31
AL34 AN29
AM34
AL35 AK34
AL33
AL12 AN11 AP11 AR11
AM24 AN25
AN2
AN3 AB34 AC33
AP25 AN26
AM2
AM3 AC35 AC34
AF2 AL1
U33
AL3
U34
AL2
U35
DDRA_SDQ[0..63] DDRA_SDQS[0..7]
DDRA_SMA[0..13] DDRA_SDM[0..7]
U35C
(3/9)
SDM_A0
DDR1
SDM_A1 SDM_A2 SDM_A3 SDM_A4 SDM_A5 SDM_A6 SDM_A7
SDQS_A0 SDQS_A1 SDQS_A2 SDQS_A3 SDQS_A4 SDQS_A5 SDQS_A6 SDQS_A7
RSV41 RSV42 RSV43 RSV44 RSV45 RSV46 RSV47 RSV48 RSV49 RSV50 RSV51 RSV52 RSV53
SMA_A0 SMA_A1 SMA_A2 SMA_A3 SMA_A4 SMA_A5 SMA_A6 SMA_A7 SMA_A8 SMA_A9 SMA_A10 SMA_A11 SMA_A12 SMA_A13
SBS_A0 SBS_A1
SWE_A# SCAS_A# SRAS_A#
SCS_A0# SCS_A1# SCS_A2# SCS_A3#
SCKE_A0 SCKE_A1 SCKE_A2 SCKE_A3
SCLK_A0 SCLK_A0# SCLK_A1 SCLK_A1# SCLK_A2 SCLK_A2#
SCLK_A3 SCLK_A3# SCLK_A4 SCLK_A4# SCLK_A5 SCLK_A5#
GRANTSDALE-DDR1_BGA1210
SDQ_A10 SDQ_A11 SDQ_A12 SDQ_A13 SDQ_A14 SDQ_A15 SDQ_A16 SDQ_A17 SDQ_A18 SDQ_A19 SDQ_A20 SDQ_A21 SDQ_A22 SDQ_A23 SDQ_A24 SDQ_A25 SDQ_A26 SDQ_A27 SDQ_A28 SDQ_A29 SDQ_A30 SDQ_A31 SDQ_A32 SDQ_A33 SDQ_A34 SDQ_A35 SDQ_A36 SDQ_A37 SDQ_A38 SDQ_A39 SDQ_A40 SDQ_A41 SDQ_A42 SDQ_A43 SDQ_A44 SDQ_A45 SDQ_A46 SDQ_A47
DDR1 CHANNEL A
SDQ_A48 SDQ_A49 SDQ_A50 SDQ_A51 SDQ_A52 SDQ_A53 SDQ_A54 SDQ_A55 SDQ_A56 SDQ_A57 SDQ_A58 SDQ_A59 SDQ_A60 SDQ_A61 SDQ_A62 SDQ_A63
RSV_TP0 RSV_TP1
SM_SLEWIN0
SM_SLEWOUT0
B
SDQ_A0 SDQ_A1 SDQ_A2 SDQ_A3 SDQ_A4 SDQ_A5 SDQ_A6 SDQ_A7 SDQ_A8 SDQ_A9
SVREF0
MTYPE
DDRA_SDQ0
AE3
DDRA_SDQ1
AF3
DDRA_SDQ2
AH2
DDRA_SDQ3
AJ2
DDRA_SDQ4
AE2
DDRA_SDQ5
AE1
DDRA_SDQ6
AG3
DDRA_SDQ7
AH3
DDRA_SDQ8
AJ1
DDRA_SDQ9
AK2
DDRA_SDQ10
AN4
DDRA_SDQ11
AP4
DDRA_SDQ12
AJ3
DDRA_SDQ13
AK3
DDRA_SDQ14
AP2
DDRA_SDQ15
AP3
DDRA_SDQ16
AP5
DDRA_SDQ17
AR5
DDRA_SDQ18
AN8
DDRA_SDQ19
AP9
DDRA_SDQ20
AN5
DDRA_SDQ21
AP6
DDRA_SDQ22
AR8
DDRA_SDQ23
AN9
DDRA_SDQ24
AK16
DDRA_SDQ25
AL17
DDRA_SDQ26
AD17
DDRA_SDQ27
AF19
DDRA_SDQ28
AF16
DDRA_SDQ29
AJ17
DDRA_SDQ30
AE19
DDRA_SDQ31
AH18
DDRA_SDQ32
AH27
DDRA_SDQ33
AK27
DDRA_SDQ34
AN30
DDRA_SDQ35
AK31
DDRA_SDQ36
AL27
DDRA_SDQ37
AJ28
DDRA_SDQ38
AL30
DDRA_SDQ39
AL31
DDRA_SDQ40
AJ34
DDRA_SDQ41
AH35
DDRA_SDQ42
AG32
DDRA_SDQ43
AF34
DDRA_SDQ44
AJ33
DDRA_SDQ45
AH33
DDRA_SDQ46
AF33
DDRA_SDQ47
AE33
DDRA_SDQ48
AE35
DDRA_SDQ49
AE34
DDRA_SDQ50
Y33
DDRA_SDQ51
W34
DDRA_SDQ52
AD31
DDRA_SDQ53
AD35
DDRA_SDQ54
AA32
DDRA_SDQ55
Y35
DDRA_SDQ56
V34
DDRA_SDQ57
V33
DDRA_SDQ58
R32
DDRA_SDQ59
R34
DDRA_SDQ60
W35
DDRA_SDQ61
W33
DDRA_SDQ62
T33
DDRA_SDQ63
T35
AE16 AH15
12mil (minimum)
C167
AE7
AJ12 AK12
C15
+MCH_VREF
SM_SLEWIN0
0.1U_0402_16V4Z
1 2
SM_SLEWIN0 Width : Space = 5 : 10
1 2
R74 @1K_0402_5%
MTYPE
DDR20
DDR1
DDRB_SBS012,13 DDRB_SBS112,13
DDRB_SWE#12,13 DDRB_SCAS#12,13 DDRB_SRAS#12,13
DDRB_SCS#012,13 DDRB_SCS#112,13
DDRB_CKE012,13 DDRB_CKE112,13
DDRB_CLK112 DDRB_CLK1#12 DDRB_CLK212 DDRB_CLK2#12
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITT EN CON SENT O F COMPAL ELECTRONICS, INC.
C
DDRB_SDQ[0..63]12,13 DDRB_SDQS[0..7]12,13
DDRB_SMA[0..13]12,13 DDRB_SDM[0..7]12,13
DDRB_SDM0 DDRB_SDM1 DDRB_SDM2 DDRB_SDM3 DDRB_SDM4 DDRB_SDM5 DDRB_SDM6 DDRB_SDM7
DDRB_SDQS0 DDRB_SDQS1 DDRB_SDQS2 DDRB_SDQS3 DDRB_SDQS4 DDRB_SDQS5 DDRB_SDQS6 DDRB_SDQS7
DDRB_SMA0 DDRB_SMA1 DDRB_SMA2 DDRB_SMA3 DDRB_SMA4 DDRB_SMA5 DDRB_SMA6 DDRB_SMA7 DDRB_SMA8 DDRB_SMA9 DDRB_SMA10 DDRB_SMA11 DDRB_SMA12
DDRB_SCS#0 DDRB_SCS#1
DDRB_CKE0 DDRB_CKE1
AH13 AG20 AG24 AH31 AD24
W31
AK10 AK13 AD20 AH25 AH28 AB31
W27
AP32 AR28 AN31 AP30 AN32 AP29 AP33
AH10
AL14 AF20 AG26 AH30
AM18 AP18 AN17 AR16 AR15 AN15 AP17
AL15 AP14 AN13 AN20 AR12 AM12 AD32
AM27 AR19
AR27 AN27 AP27
AP34 AN34 AN33 AM33
AN10
AM9
AP10
AR9
AH22 AG23
AL11
AJ11 AE26 AE25
AL23 AK22
AD29 AD28
AJ5 AH9
AK5
AL4
AK9 AL9
DDRB_SDQ[0..63] DDRB_SDQS[0..7]
DDRB_SMA[0..13] DDRB_SDM[0..7]
U35D
(4/9)
SDM_B0
DDR1
SDM_B1 SDM_B2 SDM_B3 SDM_B4 SDM_B5 SDM_B6 SDM_B7
SDQS_B0 SDQS_B1 SDQS_B2 SDQS_B3 SDQS_B4 SDQS_B5 SDQS_B6 SDQS_B7
RSV54 RSV55 RSV56 RSV57 RSV58 RSV59 RSV60 RSV61 RSV62 RSV63 RSV64 RSV65 RSV66
SMA_B0 SMA_B1 SMA_B2 SMA_B3 SMA_B4 SMA_B5 SMA_B6 SMA_B7 SMA_B8 SMA_B9 SMA_B10 SMA_B11 SMA_B12 SMA_B13
SBS_B0 SBS_B1
SWE_B# SCAS_B# SRAS_B#
SCS_B0# SCS_B1# SCS_B2# SCS_B3#
SCKE_B0 SCKE_B1 SCKE_B2 SCKE_B3
SCLK_B0 SCLK_B0# SCLK_B1 SCLK_B1# SCLK_B2 SCLK_B2#
SCLK_B3 SCLK_B3# SCLK_B4 SCLK_B4# SCLK_B5 SCLK_B5#
GRANTSDALE-DDR1_BGA1210
SDQ_B10 SDQ_B11 SDQ_B12 SDQ_B13 SDQ_B14 SDQ_B15 SDQ_B16 SDQ_B17 SDQ_B18 SDQ_B19 SDQ_B20 SDQ_B21 SDQ_B22 SDQ_B23 SDQ_B24 SDQ_B25 SDQ_B26 SDQ_B27 SDQ_B28 SDQ_B29 SDQ_B30 SDQ_B31 SDQ_B32 SDQ_B33 SDQ_B34 SDQ_B35 SDQ_B36 SDQ_B37 SDQ_B38 SDQ_B39 SDQ_B40 SDQ_B41 SDQ_B42 SDQ_B43 SDQ_B44 SDQ_B45 SDQ_B46 SDQ_B47 SDQ_B48 SDQ_B49 SDQ_B50
DDR1 CHANNEL B
SDQ_B51 SDQ_B52 SDQ_B53 SDQ_B54 SDQ_B55 SDQ_B56 SDQ_B57 SDQ_B58 SDQ_B59 SDQ_B60 SDQ_B61 SDQ_B62 SDQ_B63
RSV_TP2 RSV_TP3
SRCOMP1 SRCOMP0
SM_SLEWIN1
SM_SLEWOUT1
D
SDQ_B0 SDQ_B1 SDQ_B2 SDQ_B3 SDQ_B4 SDQ_B5 SDQ_B6 SDQ_B7 SDQ_B8 SDQ_B9
SVREF1
RSV69 RSV70
DDRB_SDQ0
AH7
DDRB_SDQ1
AJ6
DDRB_SDQ2
AL5
DDRB_SDQ3
AN6
DDRB_SDQ4
AG9
DDRB_SDQ5
AH4
DDRB_SDQ6
AM5
DDRB_SDQ7
AL6
DDRB_SDQ8
AJ7
DDRB_SDQ9
AL7
DDRB_SDQ10
AF11
DDRB_SDQ11
AE11
DDRB_SDQ12
AJ8
DDRB_SDQ13
AL8
DDRB_SDQ14
AG10
DDRB_SDQ15
AG11
DDRB_SDQ16
AE13
DDRB_SDQ17
AF13
DDRB_SDQ18
AG14
DDRB_SDQ19
AD14
DDRB_SDQ20
AD12
DDRB_SDQ21
AH12
DDRB_SDQ22
AF14
DDRB_SDQ23
AD15
DDRB_SDQ24
AD18
DDRB_SDQ25
AK19
DDRB_SDQ26
AE22
DDRB_SDQ27
AH21
DDRB_SDQ28
AL18
DDRB_SDQ29
AH19
DDRB_SDQ30
AF22
DDRB_SDQ31
AD21
DDRB_SDQ32
AF23
DDRB_SDQ33
AF25
DDRB_SDQ34
AL25
DDRB_SDQ35
AJ26
DDRB_SDQ36
AD23
DDRB_SDQ37
AF24
DDRB_SDQ38
AJ25
DDRB_SDQ39
AL26
DDRB_SDQ40
AJ29
DDRB_SDQ41
AJ31
DDRB_SDQ42
AG30
DDRB_SDQ43
AG31
DDRB_SDQ44
AK33
DDRB_SDQ45
AK32
DDRB_SDQ46
AG27
DDRB_SDQ47
AF28
DDRB_SDQ48
AE31
DDRB_SDQ49
AF27
DDRB_SDQ50
AB27
DDRB_SDQ51
AB26
DDRB_SDQ52
AE29
DDRB_SDQ53
AE27
DDRB_SDQ54
AC28
DDRB_SDQ55
AC26
DDRB_SDQ56
AA29
DDRB_SDQ57
W29
DDRB_SDQ58
U26
DDRB_SDQ59
V29
DDRB_SDQ60
Y26
DDRB_SDQ61
AA28
DDRB_SDQ62
W26
DDRB_SDQ63
V28
AN14 AK15
12mil (minimum)
+MCH_VREF
AE8
SMRCOMP_P
AG8
SMRCOMP_N
AG4 AE5 AF5
SM_SLEWIN1
AF9 AE10
C168 0.1U_0402_16V4Z
1 2
R151 80.6_0402_1%
1 2
R149 80.6_0402_1%
1 2
SMRCOMP_P & SMRCOMP_N Width : Space = 10 : 10
SM_SLEWIN1 Width : Space = 5 : 10
Compal Electronics, Inc.
Title
Grantsdale-DDR(2/4)
Size Document Number Rev
Custom
ECQ60 LA-2271
Date: Sheet
Part Number Change to SD034806A00
+2.6V
of
854Monday, August 09, 2004
E
1A
Page 9
A
Decoupling Reference Document: Grantsdale Chipset Platform Design guide Rev1.0
A2 A34 A35 AA12 AB12 AC23 AC24 AD30 AG6 AH24 AJ14 AL28 AN19 AP1 AP35 AR1 AR2 AR34 AR35 B1 B35 C16 E16 F12 F24 G12 H12 H15 H17 J12 K12 L12 L19 N12 N22 N23 N24 P12 P23 P24 P30 R12 R24 T12 U12 V12 W12 Y12
(14652)Page287 VCC : 10uF *2
470U_D2_2.5VM
SANYO H=1.8,ESR=15m
1 1
U35E
RSV/NC (5/9)
AA30 AA31 AB29 AC30 AC12 AC13 AC14 AC15 AC16 AC17 AC18
2 2
AC19 AC20 AC21 AC22
Y28 AJ18 AJ20 AJ21 AJ23 AJ24 AK18 AK21 AK24 AL20 AL21
B15 C14
F15 G16 K15 M16 R30 R31 R35 U30 V30 V31 V32 Y30
3 3
DDR1
RSV1 RSV2 RSV3 RSV4 RSV5 RSV6 RSV7 RSV8 RSV9 RSV10 RSV11 RSV12 RSV13 RSV14 RSV15 RSV16 RSV17 RSV18 RSV19 RSV20 RSV21 RSV22 RSV23 RSV24 RSV25 RSV26 RSV27 RSV28 RSV29 RSV30 RSV31 RSV32 RSV33 RSV34 RSV35 RSV36 RSV37 RSV38 RSV39 RSV40
GRANTSDALE-DDR1_BGA1210
Decoupling Reference Document: Grantsdale Chipset Platform Design guide Rev1.0 (14652)Page287
NC10 NC11 NC12 NC13 NC14 NC15 NC16 NC17 NC18 NC19 NC20 NC21 NC22 NC23 NC24 NC25 NC26 NC27 NC28 NC29 NC30 NC31 NC32 NC33 NC34 NC35 NC36 NC37 NC38 NC39 NC40 NC41 NC42 NC43 NC44 NC45 NC46 NC47 NC48
NC1 NC2 NC3 NC4 NC5 NC6 NC7 NC8 NC9
VTT : 10uF *3
R398 0_0805_5%
1 2
+1.5VS
(KC FBM-L11-201209-221LMAT_0805)
4 4
+1.5VS
(KC FBM-L11-201209-221LMAT_0805)
@470U_D2_2.5VM
SANYO H=1.8,ESR=15m
R53 0_0805_5%
1 2
@470U_D2_2.5VM
SANYO H=1.8,ESR=15m
A
C443
C63
+VCCA_SMPLL
1
+
2
+VCCA_HPLL
1
+
2
1
C75
0.1U_0402_16V4Z
2
1
C71
0.1U_0402_16V4Z
2
0.1U_0402_16V4Z
B
U35F
+1.5VS +1.5VS
C12010U_0805_10V4Z
12
C53410U_0805_10V4Z
12
C10710U_0805_10V4Z
12
C1210.47U_0603_16V4Z
12
C436
12
+
C6590.1U_0402_16V4Z
12
C6600.1U_0402_16V4Z
12
+V_FSB_VTT
C45410U_0805_10V4Z
12
C45510U_0805_10V4Z
12
C45610U_0805_10V4Z
12
C780.1U_0402_16V4Z
12
C800.1U_0402_16V4Z
12
C760.1U_0402_16V4Z
12
R395 @10K_0402_5%
1 2
+1.5VS
1
C661
2
B
AA13 AA14 AA16 AA18 AA20 AA21 AA22 AA23 AA24
AB1 AB10 AB11 AB13 AB14 AB15 AB16 AB17 AB18 AB19
AB2 AB20 AB21 AB22 AB23 AB24
AB3
AB4
AB5
AB6
AB7
AB8
AB9
AC1
AC10 AC11
AC2
AC3
AC4
AC5
AC6
AC7
AC8
AC9
A19
A20
A21
A22
B19
B20
B21
B22
C19
C20
C21
C22
D19
D20
D21
D22
E19
E20
E21
E22
F20
F21
F22
G21
G22
H22
C435
@1U_0603_10V4Z
GRANTSDALE-DDR1_BGA1210
+3VALW
@10K_0402_5%
1
2
VCC_1 VCC_2 VCC_3 VCC_4 VCC_5 VCC_6 VCC_7 VCC_8 VCC_9 VCC_10 VCC_11 VCC_12 VCC_13 VCC_14 VCC_15 VCC_16 VCC_17 VCC_18 VCC_19 VCC_20 VCC_21 VCC_22 VCC_23 VCC_24 VCC_25 VCC_26 VCC_27 VCC_28 VCC_29 VCC_30 VCC_31 VCC_32 VCC_33 VCC_34 VCC_35 VCC_36 VCC_37 VCC_38 VCC_39 VCC_40 VCC_41 VCC_42 VCC_43
VTT1 VTT2 VTT3 VTT4 VTT5 VTT6 VTT7 VTT8 VTT9 VTT10 VTT11 VTT12 VTT13 VTT14 VTT15 VTT16 VTT17 VTT18 VTT19 VTT20 VTT21 VTT22 VTT23 VTT24 VTT25 VTT26
R26
2
B
E
VCC
(6/9)
DDR1
1 2
R25
12
@10K_0402_5%
C
Q38
3 1
@MMBT3904_SOT23
AD1
VCC_44
AD10
VCC_45
AD2
VCC_46
AD3
VCC_47
AD4
VCC_48
AD5
VCC_49
AD6
VCC_50
AD7
VCC_51
AD8
VCC_52
AD9
VCC_53
L10
VCC_54
N13
VCC_55
N14
VCC_56
N15
VCC_57
N16
VCC_58
N18
VCC_59
N20
VCC_60
N21
VCC_61
P13
VCC_62
P14
VCC_63
P15
VCC_64
P17
VCC_65
P19
VCC_66
P21
VCC_67
P22
VCC_68
R13
VCC_69
R14
VCC_70
R15
VCC_71
R16
VCC_72
R18
VCC_73
R20
VCC_74
R22
VCC_75
R23
VCC_76
T13
VCC_77
T14
VCC_78
T15
VCC_79
T16
VCC_80
T17
VCC_81
T19
VCC_82
T20
VCC_83
T21
VCC_84
T23
VCC_85
T24
VCC_86
U13
VCC_87
U14
VCC_88
U16
VCC_89
U18
VCC_90
U20
VCC_91
U22
VCC_92
U24
VCC_93
V13
VCC_94
V14
VCC_95
V15
VCC_96
V17
VCC_97
V19
VCC_98
V21
VCC_99
V23
VCC_100
V24
VCC_101
W13
VCC_102
W14
VCC_103
W16
VCC_104
W18
VCC_105
W20
VCC_106
W22
VCC_107
W24
VCC_108
Y13
VCC_109
Y14
VCC_110
Y15
VCC_111
Y16
VCC_112
Y17
VCC_113
Y19
VCC_114
Y20
VCC_115
Y21
VCC_116
Y23
VCC_117
Y24
VCC_118
C29
@4.7U_0805_10V4Z
C
Q39
2
B
E
@MMBT3904_SOT23
3 1
THIS SHEET OF EN GINEE RING D RAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED B Y OR D ISCLOS ED T O ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
C
+3VS
12
2004/0602
C
R396 0_0805_5%
1 2
+1.5VS
(KC FBM-L11-201209-221LMAT_0805)
R48 0_0805_5%
1 2
+1.5VS
(KC FBM-L11-201209-221LMAT_0805)
2004/0602
1 2
R533 0_0603_5%
Vout=1.242*(R2/R1+1)
+DAC_2.5VS
U8
1
IN
5
OUT
3
EN
4
ADJ
2
GND
@MIC5205BM5_SOT23-5
C34
@470P_0402_50V7K
220U_D2_4VM
220U_D2_4VM
+DAC_2.5VS+2.6VS
R1
1
R2
2
D
Decoupling Reference Document: Grantsdale Chipset Platform Design guide Rev1.0 (14652)Page287
VCCSM : 2.2uF *6
+2.6V
C2222.2U_0805_10V6K
12
NEAR AK35
C2232.2U_0805_10V6K
12
NEAR AN35
C2212.2U_0805_10V6K
12
C2202.2U_0805_10V6K
12
C2192.2U_0805_10V6K
12
C2182.2U_0805_10V6K
12
NEAR AR31&AR33
C65
D
+VCC_EXP_1.5VS
12
+
12
12
1
1
+
C67
2
2
+1.5VS
+VCC_EXP_1.5VS
C137220U_D2_4VM
C51710U_0805_10V4Z
C52310U_0805_10V4Z
(1.4A)
+DAC_2.5VS
+VCCA_HPLL +VCCA_SMPLL +VCCA_DPLLA +VCCA_DPLLB +VCCA_EXPPLL
1
C79
2
0.1U_0402_16V4Z
0.01U_0402_16V7K
R397 0_0805_5%
1 2
(KC FBM-L11-201209-221LMAT_0805)
Compal Electronics, Inc.
Title
Size Document Number Rev
Custom
Date: Sheet
L34
KC FBM-L11-201209-221LMAT_0805
1 2
+1.5VS
+VCCA_DPLLA
1
+
C453
2
+VCCA_DPLLB
1
+
C64
2
+DAC_2.5VS
@100U_D2_6.3VM
C35
10U_0805_10V4Z
1 2
12
R34 @10K_0402_1%
12
R43 @10.2K_0402_1%
NEAR AR21, AR17, AR13
1
C68 @0.1U_0402_16V4Z
2
1
C72 @0.1U_0402_16V4Z
2
U35G
AK35 AM10 AM11 AM13 AM14 AM16 AM17 AM19 AM20 AM22 AM23 AM25 AM26 AM28 AM32 AN35 AP12 AP16 AP20 AP24 AP28 AR10 AR14 AR18 AR22 AR26 AR31 AR33
W1 W2 W3 W4 W6 W7 W8 W9
Y1 Y2 Y3 Y4 Y5 Y6 Y7 Y8 Y9
A13
A17 B17 A12 B13 A14
D13 E13
F13
+VCCA_EXPPLL_R
VCC/GND
VCCSM1
(7/9)
VCCSM2 VCCSM3 VCCSM4 VCCSM5 VCCSM6 VCCSM7 VCCSM8 VCCSM9 VCCSM10 VCCSM11 VCCSM12 VCCSM13 VCCSM14 VCCSM15 VCCSM16 VCCSM17 VCCSM18 VCCSM19 VCCSM20 VCCSM21 VCCSM22 VCCSM23 VCCSM24 VCCSM25 VCCSM26 VCCSM27 VCCSM28
VCC_EXP1 VCC_EXP2 VCC_EXP3 VCC_EXP4 VCC_EXP5 VCC_EXP6 VCC_EXP7 VCC_EXP8 VCC_EXP9 VCC_EXP10 VCC_EXP11 VCC_EXP12 VCC_EXP13 VCC_EXP14 VCC_EXP15 VCC_EXP16 VCC_EXP17
VCC2
VCCA_HPLL VCCA_SMPLL VCCA_DPLLA VCCA_DPLLB VCCA_EXPPLL
VCCA_DAC1 VCCA_DAC2
VSSA_DAC
GRANTSDALE-DDR1_BGA1210
10U_0805_10V4Z
Grantsdale(3/4)
ECQ60 LA-2271
DDR1
R400
0.5_0805_1%
1 2
C457
E
VSS1 VSS2 VSS3 VSS4 VSS5 VSS6 VSS7 VSS8
VSS9 VSS10 VSS11 VSS12 VSS13 VSS14 VSS15 VSS16 VSS17 VSS18 VSS19 VSS20 VSS21 VSS22 VSS23 VSS24 VSS25 VSS26 VSS27 VSS28 VSS29 VSS30 VSS31 VSS32 VSS33 VSS34 VSS35 VSS36 VSS37 VSS38 VSS39 VSS40 VSS41 VSS42 VSS43 VSS44 VSS45 VSS46 VSS47 VSS48 VSS49 VSS50 VSS51 VSS52 VSS53 VSS54 VSS55 VSS56 VSS57 VSS58 VSS59 VSS60 VSS61 VSS62 VSS63 VSS64 VSS65 VSS66 VSS67 VSS68 VSS69 VSS70 VSS71 VSS72 VSS73
+VCCA_EXPPLL
1
2
E
A10 A18 A26 A3 A30 A33 A5 AA1 AA10 AA11 AA15 AA17 AA19 AA2 AA25 AA26 AA27 AA3 AA4 AA5 AA6 AA7 AA8 AA9 AB25 AB28 AB30 AB32 AB35 AC25 AC27 AC29 AC31 AC32 AD11 AD13 AD16 AD19 AD22 AD25 AD26 AD27 AD34 AE12 AE14 AE15 AE17 AE18 AE20 AE21 AE23 AE24 AE28 AE30 AE32 AE4 AE6 AE9 AF1 AF10 AF12 AF15 AF18 AF21 AF26 AF29 AF30 AF31 AF32 AF35 AF4 AF6 AF8
1
C66
0.1U_0402_16V4Z
2
954Monday, August 09, 2004
1A
of
Page 10
5
4
3
2
1
U35H
D D
C C
B B
A A
AG12
VSS74
AG13
VSS75
AG15 AG16 AG18 AG19 AG21 AG22 AG25 AG28 AG29
AG5
AH1 AH11 AH14 AH17 AH20 AH23 AH26 AH29 AH32 AH34
AH5
AH6
AH8
AJ10 AJ13 AJ15 AJ16 AJ19 AJ22 AJ27 AJ30 AJ32 AJ35
AJ4 AJ9
AK1 AK11 AK14 AK17 AK20 AK23 AK25 AK26 AK28 AK30
AK4
AK6
AK7
AK8
AL10 AL13 AL16 AL19 AL22
AL32 AM29 AM31
AM4 AM6 AM7 AM8 AN1
AP8 AR13 AR17 AR21 AR25
AR3
AR30
AR6
B10
B12
B14
B16
B18
B24
B28
B2
B5 B6 B7 B8
(8/9)
VSS76 VSS77 VSS78 VSS79 VSS80 VSS81 VSS82 VSS83 VSS84 VSS85 VSS86 VSS87 VSS88 VSS89 VSS90 VSS91 VSS92 VSS93 VSS94 VSS95 VSS96 VSS97 VSS98 VSS99 VSS100 VSS101 VSS102 VSS103 VSS104 VSS105 VSS106 VSS107 VSS108 VSS109 VSS120 VSS121 VSS122 VSS123 VSS124 VSS125 VSS126 VSS127 VSS128 VSS129 VSS130 VSS131 VSS132 VSS133 VSS134 VSS135 VSS136 VSS137 VSS138 VSS139 VSS140 VSS141 VSS142 VSS143 VSS144 VSS145 VSS146 VSS147 VSS148 VSS149 VSS150 VSS151 VSS152 VSS153 VSS154 VSS155 VSS156 VSS157 VSS158 VSS159 VSS160 VSS161 VSS162 VSS163 VSS164 VSS165 VSS166 VSS167
GRANTSDALE-DDR1_BGA1210
GND
DDR1
VSS168 VSS169 VSS170 VSS171 VSS172 VSS173 VSS174 VSS175 VSS176 VSS177 VSS178 VSS179 VSS180 VSS181 VSS182 VSS183 VSS184 VSS185 VSS186 VSS187 VSS188 VSS189 VSS190 VSS191 VSS192 VSS193 VSS194 VSS195 VSS196 VSS197 VSS198 VSS199 VSS200 VSS201 VSS202 VSS203 VSS204 VSS205 VSS206 VSS207 VSS208 VSS209 VSS210 VSS211 VSS212 VSS213 VSS214 VSS215 VSS216 VSS217 VSS218 VSS219 VSS220 VSS221 VSS222 VSS223 VSS224 VSS225 VSS226 VSS227 VSS228 VSS229 VSS230 VSS231 VSS232 VSS233 VSS234 VSS235 VSS236 VSS237 VSS238 VSS239 VSS240 VSS241 VSS242 VSS243 VSS244 VSS245 VSS246 VSS247 VSS248 VSS249 VSS250
B9 C1 C11 C13 C17 C18 C23 C3 C35 C4 D10 D11 D15 D16 D18 D23 D25 D26 D28 D3 D30 D31 D32 D4 D6 D7 D8 D9 E1 E10 E17 E18 E2 E23 E26 E29 E4 E6 E8 F10 F16 F18 F2 F23 F25 F29 F30 F32 F35 F4 F5 F6 F8 G10 G11 G13 G15 G17 G19 G2 G20 G23 G26 G27 G28 G4 G7 G8 G9 H10 H13 H2 H21 H24 H25 H27 H30 H32 H34 H4 H5 H6 H9
U35I
J10
VSS251
J15
VSS252
J16 J17 J18
J2 J20 J23 J30
J4
J7
J8
J9
K10 K11 K14
K2 K20 K24 K26 K28 K31 K32 K35
K4
K5
K6
K9
L11 L13 L15 L16 L17 L18
L2
L20 L21 L22 L24 L27 L30 L32
L4
L7
L8
L9
M10 M11 M17
M2 M20 M24 M25 M27 M29 M34
M4
M5
M6
M9
N10 N11 N17 N19
N2 N25 N28 N30 N32
N4
N7
N8
N9 P11 P16 P18
P2 P20 P25 P27 P29 P31
GRANTSDALE-DDR1_BGA1210
VSS253 VSS254 VSS255 VSS256 VSS257 VSS258 VSS259 VSS260 VSS261 VSS262 VSS263 VSS264 VSS265 VSS266 VSS267 VSS268 VSS269 VSS270 VSS271 VSS272 VSS273 VSS274 VSS275 VSS276 VSS277 VSS278 VSS279 VSS280 VSS281 VSS282 VSS283 VSS284 VSS285 VSS286 VSS287 VSS288 VSS289 VSS290 VSS291 VSS292 VSS293 VSS294 VSS295 VSS296 VSS297 VSS298 VSS299 VSS300 VSS301 VSS302 VSS303 VSS304 VSS305 VSS306 VSS307 VSS308 VSS310 VSS311 VSS312 VSS313 VSS314 VSS315 VSS316 VSS317 VSS318 VSS319 VSS320 VSS321 VSS322 VSS323 VSS324 VSS325 VSS326 VSS327 VSS328 VSS329 VSS330 VSS331 VSS332 VSS333
(9/9)
GND
DDR1
VSS334 VSS335 VSS336 VSS337 VSS338 VSS339 VSS340 VSS341 VSS342 VSS343 VSS344 VSS345 VSS346 VSS347 VSS348 VSS349 VSS350 VSS351 VSS352 VSS353 VSS354 VSS355 VSS356 VSS357 VSS358 VSS359 VSS360 VSS361 VSS362 VSS363 VSS364 VSS365 VSS366 VSS367 VSS368 VSS369 VSS370 VSS371 VSS372 VSS373 VSS374 VSS375 VSS376 VSS377 VSS378 VSS379 VSS380 VSS381 VSS382 VSS383 VSS384 VSS385 VSS386 VSS387 VSS388 VSS389 VSS390 VSS391 VSS392 VSS393 VSS394 VSS395 VSS396 VSS397 VSS398 VSS399 VSS400 VSS401 VSS402 VSS403 VSS404 VSS405 VSS406 VSS407 VSS408 VSS409 VSS410 VSS411 VSS412 VSS413 VSS414
P32 P35 P4 P5 P6 P9 R11 R17 R19 R2 R21 R25 R26 R27 R4 R7 R8 R9 T10 T11 T18 T2 T22 T25 T28 T30 T32 T34 T4 T5 T6 T7 U11 U15 U17 U19 U2 U21 U23 U25 U27 U29 U31 U32 U4 U7 U8 U9 V1 V11 V16 V18 V2 V20 V22 V25 V26 V27 V35 V4 V6 V9 W11 W15 W17 W19 W21 W23 W25 W28 W30 W32 Y11 Y18 Y22 Y25 Y27 Y29 Y31 Y32 Y34
Compal Electronics, Inc.
Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SE CRET INFO RMATI ON. THIS SHEET MAY NO T BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
5
4
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
3
2
Grantsdale-GND(4/4)
Size Document Number Rev
Custom
ECQ60 LA-2271
Date: Sheet
10 54Monday, August 09, 2004
1
of
Page 11
5
JP27
1
VREF
3
DDRA_SDQ0 DDRA_SDQ4
DDRA_SDQS0 DDRA_SDQ2
DDRA_SDQ3 DDRA_SDQ7
D D
DDRA_CLK18 DDRA_CLK1#8
C C
DDRA_CKE18,13
DDRA_SBS08,13 DDRA_SWE#8,13 DDRA_SCS#08,13
B B
A A
CLK_SDATA12,14 CLK_SCLK12,14
5
DDRA_SDQ8 DDRA_SDQ12
DDRA_SDQS1 DDRA_SDQ10
DDRA_SDQ16 DDRA_SDQ20
DDRA_SDQS2 DDRA_SDQ18
DDRA_SDQ22 DDRA_SDQ28
DDRA_SDQ24 DDRA_SDQS3
DDRA_SDQ25 DDRA_SDQ29
DDRA_CKE1 DDRA_SMA12
DDRA_SMA9 DDRA_SMA7
DDRA_SMA5 DDRA_SMA3 DDRA_SMA1
DDRA_SMA10 DDRA_SBS0 DDRA_SWE# DDRA_SCS#0 DDRA_SMA13
DDRA_SDQ32 DDRA_SDQ37 DDRA_SDQ36
DDRA_SDQS4 DDRA_SDQ35
DDRA_SDQ38 DDRA_SDQ44
DDRA_SDQ40 DDRA_SDQS5
DDRA_SDQ42 DDRA_SDQ46
DDRA_SDQ48 DDRA_SDQ53 DDRA_SDQ52
DDRA_SDQS6 DDRA_SDQ54
DDRA_SDQ55 DDRA_SDQ61
DDRA_SDQ56 DDRA_SDQS7
DDRA_SDQ62 DDRA_SDQ58
+3VS
VSS
5
DQ0
7
DQ1
9
VDD
11
DQS0
13
DQ2
15
VSS
17
DQ3
19
DQ8
21
VDD
23
DQ9
25
DQS1
27
VSS
29
DQ10
31
DQ11
33
VDD
35
CK0
37
CK0#
39
VSS
41
DQ16
43
DQ17
45
VDD
47
DQS2
49
DQ18
51
VSS
53
DQ19
55
DQ24
57
VDD
59
DQ25
61
DQS3
63
VSS
65
DQ26
67
DQ27
69
VDD
71
CB0
73
CB1
75
VSS
77
DQS8
79
CB2
81
VDD
83
CB3
85
DU
87
VSS
89
CK2
91
CK2#
93
VDD
95
CKE1
97
DU/A13
99
A12
101
A9
103
VSS
105
A7
107
A5
109
A3
111
A1
113
VDD
115
A10/AP
117
BA0
119
WE#
121
S0#
123
DU
125
VSS
127
DQ32
129
DQ33
131
VDD
133
DQS4
135
DQ34
137
VSS
139
DQ35
141
DQ40
143
VDD
145
DQ41
147
DQS5
149
VSS
151
DQ42
153
DQ43
155
VDD
157
VDD
159
VSS
161
VSS
163
DQ48
165
DQ49
167
VDD
169
DQS6
171
DQ50
173
VSS
175
DQ51
177
DQ56
179
VDD
181
DQ57
183
DQS7
185
VSS
187
DQ58
189
DQ59
191
VDD
193
SDA
195
SCL
197
VDD_SPD
199
VDD_ID
AMP_1565918-1
4
DU/RESET#
DU/BA2
H = 5.2mm
REVERSE SO-DIMM 0
4
VREF
VSS DQ4 DQ5 VDD DM0 DQ6 VSS DQ7
DQ12
VDD
DQ13
DM1 VSS
DQ14 DQ15
VDD VDD VSS VSS
DQ20 DQ21
VDD DM2
DQ22
VSS
DQ23 DQ28
VDD
DQ29
DM3 VSS
DQ30 DQ31
VDD CB4 CB5 VSS DM8 CB6 VDD CB7
VSS VSS VDD VDD
CKE0
A11 VSS
VDD
BA1
RAS# CAS#
S1# VSS
DQ36 DQ37
VDD DM4
DQ38
VSS
DQ39 DQ44
VDD
DQ45
DM5 VSS
DQ46 DQ47
VDD
CK1#
CK1 VSS
DQ52 DQ53
VDD DM6
DQ54
VSS
DQ55 DQ60
VDD
DQ61
DM7 VSS
DQ62 DQ63
VDD
SA0
SA1
SA2
+2.6V+2.6V
2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40
42 44 46 48 50 52 54 56 58 60 62 64 66 68 70 72 74 76 78 80 82 84 86 88 90 92 94 96 98 100 102
A8
104 106
A6
108
A4
110
A2
112
A0
114 116 118 120 122 124
DU
126 128 130 132 134 136 138 140 142 144 146 148 150 152 154 156 158 160 162 164 166 168 170 172 174 176 178 180 182 184 186 188 190 192 194 196 198 200
DU
DDRA_SDQ5 DDRA_SDQ1
DDRA_SDM0 DDRA_SDQ6
DDRA_SDQ9 DDRA_SDQ13
DDRA_SDM1 DDRA_SDQ15
DDRA_SDQ11DDRA_SDQ14
DDRA_SDQ17 DDRA_SDQ21
DDRA_SDM2 DDRA_SDQ19
DDRA_SDQ23 DDRA_SDQ26
DDRA_SDQ30 DDRA_SDM3
DDRA_SDQ31 DDRA_SDQ27
DDRA_CKE0 DDRA_SMA11
DDRA_SMA8 DDRA_SMA6
DDRA_SMA4 DDRA_SMA2 DDRA_SMA0
DDRA_SBS1 DDRA_SRAS# DDRA_SCAS# DDRA_SCS#1
DDRA_SDQ33
DDRA_SDM4 DDRA_SDQ39
DDRA_SDQ34 DDRA_SDQ45
DDRA_SDQ41 DDRA_SDM5
DDRA_SDQ43 DDRA_SDQ47
DDRA_SDQ49
DDRA_SDM6 DDRA_SDQ50
DDRA_SDQ51 DDRA_SDQ60
DDRA_SDQ57 DDRA_SDM7
DDRA_SDQ59 DDRA_SDQ63
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SE CRET INFO RMATI ON. THIS SHEET MAY NO T BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
3
DDRA_VREF trace width of 12mils and space 12mils(min)
DDRA_VREF
1
C297
0.1U_0402_16V4Z
2
Close to SO-DIMM
1
+
C263
@470U_D_4VM
DDRA_CKE0 8,13
DDRA_SBS1 8,13 DDRA_SRAS# 8,13 DDRA_SCAS# 8,13 DDRA_SCS#1 8,13
DDRA_CLK2# 8 DDRA_CLK2 8
3
2
+2.6V
+2.6V
1
C277 22U_1206_10V4Z
2
+2.6V
1
C278
0.1U_0402_16V4Z
2
12
R243 1K_0402_1%
12
R244 1K_0402_1%
System Memory Decoupling caps
1
C294
0.1U_0402_16V4Z
2
1
C279
0.1U_0402_16V4Z
2
Decoupling Reference Document: Grantsdale Customer Schematic R1.0 page24 Channel A(two DIMMs) requirement 22uF*1 ; 0.1uF*22
2
DDRA_SDQ[0..63]8,13 DDRA_SDQS[0..7]8,13 DDRA_SMA[0..13]8,13 DDRA_SDM[0..7]8,13
1
C293
0.1U_0402_16V4Z
2
1
C280
0.1U_0402_16V4Z
2
2
1
C292
0.1U_0402_16V4Z
2
1
C281
0.1U_0402_16V4Z
2
Compal Electronics, Inc.
Title
DDR SO-DIMM 0 (CHANNEL A)
Size Document Number Rev
Custom
ECQ60 LA-2271
Date: Sheet
DDRA_SDQ[0..63] DDRA_SDQS[0..7] DDRA_SMA[0..13] DDRA_SDM[0..7]
1
C291
0.1U_0402_16V4Z
2
1
C282
0.1U_0402_16V4Z
2
1
1
C290
0.1U_0402_16V4Z
2
1
1
C289
0.1U_0402_16V4Z
2
11 54Monday, August 09, 2004
of
Page 12
5
4
3
2
1
+2.6V
JP25
1
VREF
3
DDRB_SDQ4 DDRB_SDQ0
DDRB_SDQS0 DDRB_SDQ7
D D
DDRB_CLK18 DDRB_CLK1#8
C C
DDRB_CKE18,13
DDRB_SBS08,13 DDRB_SWE#8,13 DDRB_SCS#08,13
B B
A A
CLK_SDATA11,14 CLK_SCLK11,14
5
DDRB_SDQ2 DDRB_SDQ3 DDRB_SDQ8
DDRB_SDQ9 DDRB_SDQS1
DDRB_SDQ11 DDRB_SDQ14
DDRB_SDQ17 DDRB_SDQ21
DDRB_SDQS2 DDRB_SDQ16
DDRB_SDQ20 DDRB_SDQ28
DDRB_SDQ24 DDRB_SDQS3
DDRB_SDQ27 DDRB_SDQ31 DDRB_SDQ26
DDRB_CKE1 DDRB_SMA12
DDRB_SMA9 DDRB_SMA7
DDRB_SMA5 DDRB_SMA3 DDRB_SMA1
DDRB_SMA10 DDRB_SBS0 DDRB_SWE# DDRB_SCS#0 DDRB_SMA13
DDRB_SDQ34 DDRB_SDQ39
DDRB_SDQS4 DDRB_SDQ32
DDRB_SDQ37 DDRB_SDQ45
DDRB_SDQ40 DDRB_SDQ41 DDRB_SDQS5
DDRB_SDQ42 DDRB_SDQ43
DDRB_SDQ48 DDRB_SDQ52
DDRB_SDQS6 DDRB_SDQ55
DDRB_SDQ51
DDRB_SDQS7 DDRB_SDQ59
DDRB_SDQ57
+3VS
VSS
5
DQ0
7
DQ1
9
VDD
11
DQS0
13
DQ2
15
VSS
17
DQ3
19
DQ8
21
VDD
23
DQ9
25
DQS1
27
VSS
29
DQ10
31
DQ11
33
VDD
35
CK0
37
CK0#
39
VSS
41
DQ16
43
DQ17
45
VDD
47
DQS2
49
DQ18
51
VSS
53
DQ19
55
DQ24
57
VDD
59
DQ25
61
DQS3
63
VSS
65
DQ26
67
DQ27
69
VDD
71
CB0
73
CB1
75
VSS
77
DQS8
79
CB2
81
VDD
83
CB3
85
DU
87
VSS
89
CK2
91
CK2#
93
VDD
95
CKE1
97
DU/A13
99
A12
101
A9
103
VSS
105
A7
107
A5
109
A3
111
A1
113
VDD
115
A10/AP
117
BA0
119
WE#
121
S0#
123
DU
125
VSS
127
DQ32
129
DQ33
131
VDD
133
DQS4
135
DQ34
137
VSS
139
DQ35
141
DQ40
143
VDD
145
DQ41
147
DQS5
149
VSS
151
DQ42
153
DQ43
155
VDD
157
VDD
159
VSS
161
VSS
163
DQ48
165
DQ49
167
VDD
169
DQS6
171
DQ50
173
VSS
175
DQ51
177
DQ56
179
VDD
181
DQ57
183
DQS7
185
VSS
187
DQ58
189
DQ59
191
VDD
193
SDA
195
SCL
197
VDD_SPD
199
VDD_ID
TYCO_1470804-2
REVERSE SO-DIM M 2
DU/RESET#
H= 9.2mm
4
VREF
VSS DQ4 DQ5 VDD DM0 DQ6 VSS DQ7
DQ12
VDD
DQ13
DM1 VSS
DQ14 DQ15
VDD VDD VSS VSS
DQ20 DQ21
VDD DM2
DQ22
VSS
DQ23 DQ28
VDD
DQ29
DM3 VSS
DQ30 DQ31
VDD CB4 CB5 VSS DM8 CB6 VDD CB7
VSS VSS VDD VDD
CKE0
DU/BA2
A11 VSS
VDD
BA1
RAS# CAS#
S1# VSS
DQ36 DQ37
VDD DM4
DQ38
VSS
DQ39 DQ44
VDD
DQ45
DM5 VSS
DQ46 DQ47
VDD
CK1#
CK1 VSS
DQ52 DQ53
VDD DM6
DQ54
VSS
DQ55 DQ60
VDD
DQ61
DM7 VSS
DQ62 DQ63
VDD
SA0
SA1
SA2
2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40
42 44 46 48 50 52 54 56 58 60 62 64 66 68 70 72 74 76 78 80 82 84 86 88 90 92 94 96 98 100 102
A8
104 106
A6
108
A4
110
A2
112
A0
114 116 118 120 122 124
DU
126 128 130 132 134 136 138 140 142 144 146 148 150 152 154 156 158 160 162 164 166 168 170 172 174 176 178 180 182 184 186 188 190 192 194 196 198 200
DU
DDRB_VREF trace width of 12mils and space 12mils(min)
DDRB_SDQ5 DDRB_SDQ1
DDRB_SDM0 DDRB_SDQ6
DDRB_SDQ12 DDRB_SDQ13
DDRB_SDM1 DDRB_SDQ10
DDRB_SDQ15
DDRB_SDQ22 DDRB_SDQ18
DDRB_SDM2 DDRB_SDQ19
DDRB_SDQ23 DDRB_SDQ25
DDRB_SDQ29 DDRB_SDM3
DDRB_SDQ30
DDRB_CKE0 DDRB_SMA11
DDRB_SMA8 DDRB_SMA6
DDRB_SMA4 DDRB_SMA2 DDRB_SMA0
DDRB_SBS1 DDRB_SRAS# DDRB_SCAS# DDRB_SCS#1
DDRB_SDQ38 DDRB_SDQ35
DDRB_SDM4 DDRB_SDQ33
DDRB_SDQ36 DDRB_SDQ44
DDRB_SDM5 DDRB_SDQ46
DDRB_SDQ47
DDRB_SDQ49 DDRB_SDQ53
DDRB_SDM6 DDRB_SDQ54
DDRB_SDQ50 DDRB_SDQ60DDRB_SDQ56
DDRB_SDQ62DDRB_SDQ61 DDRB_SDM7
DDRB_SDQ63 DDRB_SDQ58
12
R424 10K_0402_5%
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SE CRET INFO RMATI ON. THIS SHEET MAY NO T BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
DDRB_VREF
1
C240
0.1U_0402_16V4Z
2
DDRB_CKE0 8,13
DDRB_SBS1 8,13 DDRB_SRAS# 8,13 DDRB_SCAS# 8,13 DDRB_SCS#1 8,13
DDRB_CLK2# 8 DDRB_CLK2 8
+3VS
3
+2.6V
1
2
+2.6V
1
2
+2.6V+2.6V
12
12
C260
0.1U_0402_16V4Z
C564
0.1U_0402_16V4Z
DDRB_SDQ[0..63]8,13
R225 1K_0402_1%
R220 1K_0402_1%
DDRB_SDQS[0..7]8,13 DDRB_SMA[0..13]8,13 DDRB_SDM[0..7]8,13
System Memory Decoupling caps
2
1
C261
0.1U_0402_16V4Z
2
1
C262
0.1U_0402_16V4Z
2
Compal Electronics, Inc.
Title
Size Document Number Rev
Custom
Date: Sheet
1
C562
0.1U_0402_16V4Z
2
1
C563
0.1U_0402_16V4Z
2
1
C259
0.1U_0402_16V4Z
2
1
C565
0.1U_0402_16V4Z
2
Decoupling Reference Document: Grantsdale Customer Schematic R1.0 page28 Channel B(two DIMMs) requirement 0.1uF*21
DDRB_SDQ[0..63] DDRB_SDQS[0..7] DDRB_SMA[0..13] DDRB_SDM[0..7]
1
C559
0.1U_0402_16V4Z
2
1
C560
0.1U_0402_16V4Z
2
DDR SO-DIMM 1 (CHANNEL B)
ECQ60 LA-2271
1
1
C561
0.1U_0402_16V4Z
2
12 54Monday, August 09, 2004
of
Page 13
5
Channel A(DIMM0) Termination resistors & Decoupling caps Channel B(DIMM1) Termination resistors & Decoupling caps
+1.3VS +1.3VS
DDRA_SDQ5 DDRA_SDQ1 DDRA_SDM0 DDRA_SDQ6
D D
DDRA_SDQ2 DDRA_SDQS0 DDRA_SDQ4 DDRA_SDQ0
DDRA_SDQ7 DDRA_SDQ9 DDRA_SDQ13 DDRA_SDM1
DDRA_SDQS1 DDRA_SDQ12 DDRA_SDQ8 DDRA_SDQ3
C C
DDRA_SDQ20 DDRA_SDQ16 DDRA_SDQ14 DDRA_SDQ10
DDRA_SDQ15 DDRA_SDQ11 DDRA_SDQ17 DDRA_SDQ21
DDRA_SDQ28 DDRA_SDQ22 DDRA_SDQ18 DDRA_SDQS2
B B
DDRA_SDM2 DDRA_SDQ19 DDRA_SDQ23 DDRA_SDQ26
DDRA_SDQ29 DDRA_SDQ25 DDRA_SDQS3 DDRA_SDQ24
DDRA_SDQ30 DDRA_SDM3 DDRA_SDQ31
A A
DDRA_SDQ27
RP39
1 8 2 7 3 6 4 5
56_1206_8P4R_5%
RP43
1 8 2 7 3 6 4 5
56_1206_8P4R_5%
RP38
1 8 2 7 3 6 4 5
56_1206_8P4R_5%
RP44
1 8 2 7 3 6 4 5
56_1206_8P4R_5%
RP45
1 8 2 7 3 6 4 5
56_1206_8P4R_5%
RP37
1 8 2 7 3 6 4 5
56_1206_8P4R_5%
RP46
1 8 2 7 3 6 4 5
56_1206_8P4R_5%
RP36
1 8 2 7 3 6 4 5
56_1206_8P4R_5%
RP47
1 8 2 7 3 6 4 5
56_1206_8P4R_5%
RP35
1 8 2 7 3 6 4 5
56_1206_8P4R_5%
5
RP50
18 27 36 45
56_1206_8P4R_5%
RP32
18 27 36 45
56_1206_8P4R_5%
RP51
18 27 36 45
56_1206_8P4R_5%
RP31
18 27 36 45
56_1206_8P4R_5%
RP52
18 27 36 45
56_1206_8P4R_5%
RP30
18 27 36 45
56_1206_8P4R_5%
RP53
18 27 36 45
56_1206_8P4R_5%
RP29
18 27 36 45
56_1206_8P4R_5%
RP54
18 27 36 45
56_1206_8P4R_5%
RP28
18 27 36 45
56_1206_8P4R_5%
DDRA_SDQ35 DDRA_SDQS4 DDRA_SDQ37 DDRA_SDQ32
DDRA_SDQ33 DDRA_SDQ36 DDRA_SDM4 DDRA_SDQ39
DDRA_SDQS5 DDRA_SDQ40 DDRA_SDQ44 DDRA_SDQ38
DDRA_SDQ34 DDRA_SDQ45 DDRA_SDQ41 DDRA_SDM5
DDRA_SDQ53 DDRA_SDQ48 DDRA_SDQ46 DDRA_SDQ42
DDRA_SDQ43 DDRA_SDQ47 DDRA_SDQ49 DDRA_SDQ52
DDRA_SDQ61 DDRA_SDQ55 DDRA_SDQ54 DDRA_SDQS6
DDRA_SDM6 DDRA_SDQ50 DDRA_SDQ51 DDRA_SDQ60
DDRA_SDQ58 DDRA_SDQ62 DDRA_SDQS7 DDRA_SDQ56
DDRA_SDQ57 DDRA_SDM7 DDRA_SDQ59 DDRA_SDQ63
RP34
47_1206_8P4R_5%
RP48
47_1206_8P4R_5%
RP33
47_1206_8P4R_5%
RP49
47_1206_8P4R_5%
1 2
R426 47_0402_5%
1 2
R250 47_0402_5%
1 2
R249 47_0402_5%
1 2
R251 56_0402_5%
1 2
R427 56_0402_5%
1 2
R425 56_0402_5%
1 2
R236 56_0402_5%
+1.3VS
+1.3VS
+1.3VS
+1.3VS
4
DDRA_SMA11
18
DDRA_SMA8
27
DDRA_SMA12
36
DDRA_SMA9
45
DDRA_SMA1
18
DDRA_SMA3
27
DDRA_SMA5
36
DDRA_SMA7
45
DDRA_SMA6
18
DDRA_SMA4
27
DDRA_SMA2
36
DDRA_SMA0
45
DDRA_SBS1
18
DDRA_SWE#
27
DDRA_SBS0
36
DDRA_SMA10
45
DDRA_SMA13
DDRA_SRAS#
DDRA_SCAS#
DDRA_CKE0
DDRA_CKE1
DDRA_SCS#0
DDRA_SCS#1
1
C576
0.1U_0402_16V4Z
2
1
C571
0.1U_0402_16V4Z
2
1
C306
0.1U_0402_16V4Z
2
1
C313
4.7U_0805_10V4Z
2
Decoupling Re f e r e n c e Document: Grantsdale Customer Schematic R1.0 page24 Channel A(two DIMMs) requirement 4.7u*3 ; 0.1uF*26
4
DDRA_SDQ[0..63]8,11 DDRA_SDQS[0..7]8,11 DDRA_SMA[0..13]8,11 DDRA_SDM[0..7]8,11
DDRA_SBS1 8,11
DDRA_SRAS# 8,11
DDRA_SCAS# 8,11
1
C575
0.1U_0402_16V4Z
2
1
C574
0.1U_0402_16V4Z
2
1
C309
0.1U_0402_16V4Z
2
1
C311
4.7U_0805_10V4Z
2
DDRA_SWE# 8,11 DDRA_SBS0 8,11
DDRA_CKE0 8,11
DDRA_CKE1 8,11
DDRA_SCS#0 8,11
DDRA_SCS#1 8,11
1
C305
0.1U_0402_16V4Z
2
1
C573
0.1U_0402_16V4Z
2
1
C308
0.1U_0402_16V4Z
2
1
C304
0.1U_0402_16V4Z
2
DDRA_SDQ[0..63] DDRA_SDQS[0..7] DDRA_SMA[0..13] DDRA_SDM[0..7]
1
C570
0.1U_0402_16V4Z
2
1
C572
0.1U_0402_16V4Z
2
1
C307
0.1U_0402_16V4Z
2
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SE CRET INFO RMATI ON. THIS SHEET MAY NO T BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
3
+1.3VS +1.3VS
DDRB_SDQ6 DDRB_SDM0 DDRB_SDQ1 DDRB_SDQ5
DDRB_SDQ4 DDRB_SDQ0 DDRB_SDQS0 DDRB_SDQ7
DDRB_SDM1 DDRB_SDQ13 DDRB_SDQ12 DDRB_SDQ3
DDRB_SDQ2 DDRB_SDQ8 DDRB_SDQ9 DDRB_SDQS1
DDRB_SDQ11 DDRB_SDQ14 DDRB_SDQ17 DDRB_SDQ21
DDRB_SDQ18 DDRB_SDQ22 DDRB_SDQ15 DDRB_SDQ10
DDRB_SDQS2 DDRB_SDQ16 DDRB_SDQ20
3
DDRB_SDQ28
DDRB_SDQ25 DDRB_SDQ23 DDRB_SDQ19 DDRB_SDM2
DDRB_SDQ24 DDRB_SDQS3 DDRB_SDQ27 DDRB_SDQ31
DDRB_SDQ26 DDRB_SDQ30 DDRB_SDM3 DDRB_SDQ29
RP15
1 8 2 7 3 6 4 5
56_1206_8P4R_5%
RP27
1 8 2 7 3 6 4 5
56_1206_8P4R_5%
RP14
1 8 2 7 3 6 4 5
56_1206_8P4R_5%
RP26
1 8 2 7 3 6 4 5
56_1206_8P4R_5%
RP25
1 8 2 7 3 6 4 5
56_1206_8P4R_5%
RP13
1 8 2 7 3 6 4 5
56_1206_8P4R_5%
RP24
1 8 2 7 3 6 4 5
56_1206_8P4R_5%
RP12
1 8 2 7 3 6 4 5
56_1206_8P4R_5%
RP23
1 8 2 7 3 6 4 5
56_1206_8P4R_5%
RP11
1 8 2 7 3 6 4 5
56_1206_8P4R_5%
Decoupling Re f e r e n c e Document: Grantsdale Customer Schematic R1.0 page28 Channel B(two D I MMs) requirement 4.7u*3 ; 0.1uF*28
RP22
56_1206_8P4R_5%
RP8
56_1206_8P4R_5%
RP21
56_1206_8P4R_5%
RP7
56_1206_8P4R_5%
RP20
56_1206_8P4R_5%
RP6
56_1206_8P4R_5%
RP19
56_1206_8P4R_5%
RP5
56_1206_8P4R_5%
RP18
56_1206_8P4R_5%
RP4
56_1206_8P4R_5%
18 27 36 45
18 27 36 45
18 27 36 45
18 27 36 45
18 27 36 45
18 27 36 45
18 27 36 45
18 27 36 45
18 27 36 45
18 27 36 45
2
DDRB_SDQ34 DDRB_SDQ39 DDRB_SDQS4 DDRB_SDQ32
DDRB_SDQ33 DDRB_SDM4 DDRB_SDQ35 DDRB_SDQ38
DDRB_SDQ37 DDRB_SDQ45 DDRB_SDQ40 DDRB_SDQS5
DDRB_SDM5 DDRB_SDQ41 DDRB_SDQ44 DDRB_SDQ36
DDRB_SDQ42 DDRB_SDQ43 DDRB_SDQ48 DDRB_SDQ52
DDRB_SDQ53 DDRB_SDQ49 DDRB_SDQ47 DDRB_SDQ46
DDRB_SDQS6 DDRB_SDQ55 DDRB_SDQ51 DDRB_SDQ56
DDRB_SDQ60 DDRB_SDQ50 DDRB_SDQ54 DDRB_SDM6
DDRB_SDQ61 DDRB_SDQS7 DDRB_SDQ59 DDRB_SDQ57
DDRB_SDQ58 DDRB_SDQ63
DDRB_SDM7
DDRB_SDQ62
2
1
RP10
DDRB_SMA8
18
DDRB_SMA11
27
DDRB_SMA9
36
DDRB_SMA12
45
47_1206_8P4R_5%
RP17
DDRB_SMA7
18
DDRB_SMA5
27
DDRB_SMA3
36
DDRB_SMA1
45
47_1206_8P4R_5%
RP9
DDRB_SMA0
18
DDRB_SMA2
27
DDRB_SMA4
36
DDRB_SMA6
45
47_1206_8P4R_5%
RP16
DDRB_SBS1
18
DDRB_SMA10
27
DDRB_SBS0
36
DDRB_SWE#
45
47_1206_8P4R_5%
1 2
R232 47_0402_5%
1 2
R224 47_0402_5%
1 2
R223 47_0402_5%
1 2
R234 56_0402_5%
1 2
R221 56_0402_5%
1 2
R233 56_0402_5%
1 2
R222 56_0402_5%
+1.3VS
+1.3VS
+1.3VS
+1.3VS
DDRB_SMA13
DDRB_SRAS# DDRB_SCAS#
DDRB_CKE1
DDRB_CKE0
DDRB_SCS#0
DDRB_SCS#1
1
C236
0.1U_0402_16V4Z
2
1
C243
0.1U_0402_16V4Z
2
1
C266
0.1U_0402_16V4Z
2
1
C237
4.7U_0805_10V4Z
2
Title
Size Document Number Rev
Date: Sheet of
1
C239
0.1U_0402_16V4Z
2
1
C242
0.1U_0402_16V4Z
2
1
C267
0.1U_0402_16V4Z
2
1
C235
4.7U_0805_10V4Z
2
Compal Electronics, Inc.
DDR Termination & Decoupling
Custom
ECQ60 LA-2271
DDRB_SDQ[0..63]8,12 DDRB_SDQS[0..7]8,12 DDRB_SMA[0..13]8,12 DDRB_SDM[0..7]8,12
DDRB_SBS1 8,12 DDRB_SBS0 8,12
DDRB_SWE# 8,12
DDRB_SRAS# 8,12 DDRB_SCAS# 8,12
DDRB_CKE1 8,12
DDRB_CKE0 8,12
DDRB_SCS#0 8,12
DDRB_SCS#1 8,12
1
C238
0.1U_0402_16V4Z
2
1
C245
0.1U_0402_16V4Z
2
1
C268
0.1U_0402_16V4Z
2
1
C270
0.1U_0402_16V4Z
2
1
DDRB_SDQ[0..63] DDRB_SDQS[0..7] DDRB_SMA[0..13] DDRB_SDM[0..7]
1
C244
0.1U_0402_16V4Z
2
1
C272
0.1U_0402_16V4Z
2
1
C269
0.1U_0402_16V4Z
2
1
C271
0.1U_0402_16V4Z
2
13 54Monday, August 09, 2004
Page 14
A
+3VS
4.7K_0402_5%
D
ICH_SMBDATA25
1 1
ICH_SMBCLK25
2 2
3 3
4 4
0
0
0
0
0
*
1
0
1
1
0
1
0
1
1
1
1
1 3
Q28
2N7002_SOT23
+3VS
2N7002_SOT23
2 2
Q29
1 3
D
FS_AFS_BFS_C
CPU SRC PCI REF USB DOT
0
266
1
133
0
200
1
166
0
333
1
100
0
400
1
RESERVED
A
12
12
R347
R348
4.7K_0402_5%
S
CLK_SDATA
G
G
CLK_SCLK
S
100
33.33
100
33.33
100
33.33
100
33.33
100
33.33
100
33.33
100
33.33
+CPU_CORE
+V_FSB_VTT
CLK_SDATA 11,12
CLK_SCLK 11,12
+CLK_VDD48 +CLK_VDDREF
14.318
14.318
14.318
14.318
14.318
14.318
14.318
14.318
CLK_14M_CODEC41
1
1
C356
2
2
4.7U_0805_10V4Z
48 48 48 48 48 48 48 48
1 2
R295 220_0402_5%
1 2
R294 @220_0402_5%
CLK_ICH_48M25
CLK_ICH_14M25 CLK_14M_SIO35
CLK_PCI_139430 CLK_PCI_LAN31 CLK_PCI_PCM28,38 CLK_PCI_MINI33 CLK_PCI_SIO35 CLK_PCI_LPC37
CLK_PCI_ICH23
C598
0.047U_0402_16V7K
96 96 96 96 96 96 96 96
+3VS
B
1 2
L26 KC FBM-L11-201209-221LMAT_0805
1 2
L27 KC FBM-L11-201209-221LMAT_0805
1
C601
2
0.047U_0402_16V7K
C364
33P_0402_50V8J
12
C362
33P_0402_50V8J
12
CPU_CLKSEL05,7 CPU_CLKSEL15,7 CPU_CLKSEL25,7
1 2
R293 10K_0402_5%
C
Q23
2
B
MMBT3904_SOT23
E
3 1
R300 475_0402_1%
1 2
R315 33_0402_5%
1 2
R324 12_0402_5%
1 2
R328 12_0402_5%
1 2
R333 12_0402_5%
1 2
R325 33_0402_5% R329 33_0402_5% R334 33_0402_5% R332 33_0402_5% R331 33_0402_5% R330 33_0402_5%
R320 33_0402_5%
+CLK_VDD2
12
R321 10K_0402_5%
ITP_EN
12
R326 @10K_0402_5%
B
+CLK_VDD2
+CLK_VDD2
R459 1_0402_5%
1 2
R456
2.2_0402_5%
1 2
CK_XTAL_IN
12
14.31818MHz_20P_1BX14318BE1A
CK_XTAL_OUT
12 12 12 12 12 12
12
C
+CLK_VDD1+3VS
+CLK_VDD1
21 28 34
1 7
+CLK_VDDREF
+CLK_VDD48
CLK_PWRGD#
CLK_SCLK CLK_SDATA
CLK_IREF
ICH_48M
ICH_14M
PCI_1394 PCI_LAN PCI_PCM PCI_MINI PCI_SIO PCI_LPC
PCI_ICH ITP_EN
42 48
11
50
49
18 16 53
17
46 47
39
12
52
5 4
3 56 55 54
10
9
8
13 29
2 45 51
6
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
1
C365 10U_0805_10V4Z
2
2
C368 10U_0805_10V4Z
1
1 2
U19
VDDSRC_0 VDDSRC_1 VDDSRC_2
VDDPCI_0 VDDPCI_1
VDDCPU VDDREF
VDD48
X1
X2
FS_A FS_B/TEST_MODE FS_C/TEST_SEL
VTT_PWRGD#/PD
SCLK SDATA
IREF
USB_48MHz
REFOUT
PCICLK5 PCICLK4 PCICLK3 PCICLK2 PCICLK1 PCICLK0
PCICLK_F2 PCICLK_F1 PCICLK_F0/ITP_EN
GND_0 GND_1 GND_2 GND_3 GND_4 GND_5
ICS954101DG_TSSOP56
C
1
C582
0.047U_0402_16V7K
2
1
C606
0.047U_0402_16V7K
2
R434
2.2_0402_5%
CPUCLKT2_ITP/SRCCLKT_7
CPUCLKC2_ITP/SRCCLKC_7
+CLK_VDDA
VDDA
GNDA
CPUCLKT1
CPUCLKC1
CPUCLKT0
CPUCLKC0
SRCCLKT6
SRCCLKC6
SRCCLKT5
SRCCLKC5
SRCCLKT4_SATA
SRCCLKC4_SATA
SRCCLKT3
SRCCLKC3
SRCCLKT2
SRCCLKC2
SRCCLKT1
SRCCLKC1
DOTT_96MHz
DOTC_96MHz
1
C581
0.047U_0402_16V7K
2
1
C614
0.047U_0402_16V7K
2
37
38
41
40
44
43
36
35
33
32
31
30
26
27
24
25
22
23
19
CLK_SRC1#
20
14
15
1
C337
2
R309 33_0402_5%
R305 33_0402_5%
R319 33_0402_5%
R314 33_0402_5%
R285 33_0402_5%
R277 33_0402_5%
R266 33_0402_5%
R259 33_0402_5%
R271 33_0402_5%
R262 33_0402_5%
R287 33_0402_5%
R282 33_0402_5%
R297 33_0402_5%
R290 33_0402_5%
R306 @33_0402_5%
R302 @33_0402_5%
D
1
C577
0.047U_0402_16V7K
2
1
2
4.7U_0805_10V4Z
1 2
1 2
1 2
1 2
1 2
1 2
1 2
1 2
1 2
1 2
1 2
1 2
1 2
1 2
1 2
1 2
D
1
C590
0.047U_0402_16V7K
2
C584
0.047U_0402_16V7K
R308 49.9_0402_1%
1 2
R304 49.9_0402_1%
1 2
R318 49.9_0402_1%
1 2
R313 49.9_0402_1%
1 2
R284 49.9_0402_1%
1 2
R276 49.9_0402_1%
1 2
R265 49.9_0402_1%
1 2
R258 49.9_0402_1%
1 2
R272 49.9_0402_1%
1 2
R263 49.9_0402_1%
1 2
R288 49.9_0402_1%
1 2
R283 49.9_0402_1%
1 2
R298 49.9_0402_1%
1 2
R291 49.9_0402_1%
1 2
R307 @49.9_0402_1%
1 2
R303 @49.9_0402_1%
1 2
Title
Size Document Number Rev
Date: Sheet
Clock Generator
CLK_HCLKCLK_CPU1
CLK_HCLK#CLK_CPU1#
CLK_BCLKCLK_CPU0
CLK_BCLK#CLK_CPU0#
CLK_ITPCLK_CPU2
CLK_ITP#CLK_CPU2#
CLK_PCIE_VGACLK_SRC5
CLK_PCIE_VGA#CLK_SRC5#
CLK_PCIE_SATACLK_SRC4
CLK_PCIE_SATA#CLK_SRC4#
CLK_PCIE_MCHCLK_SRC3
CLK_PCIE_MCH#CLK_SRC3#
CLK_PCIE_ICHCLK_SRC1
CLK_PCIE_ICH#
CLK_DOT_MCHCLK_DOT
CLK_DOT_MCH#CLK_DOT#
Compal Electronics, Inc.
CLOCK GENERATOR
Custom
ECQ60 LA-2271
E
CLK_HCLK 7
CLK_HCLK# 7
CLK_BCLK 4
CLK_BCLK# 4
CLK_ITP 5
CLK_ITP# 5
CLK_PCIE_VGA 15
CLK_PCIE_VGA# 15
CLK_PCIE_SATA 24
CLK_PCIE_SATA# 24
CLK_PCIE_MCH 7
CLK_PCIE_MCH# 7
CLK_PCIE_ICH 25
CLK_PCIE_ICH# 25
14 54Monday, August 09, 2004
E
of
Page 15
A
1 1
PCIE_TXN[0..15]7
PCIE_TXP[0..15]7 VGA_PCIE_RXN[0..15]7 VGA_PCIE_RXP[0..15]7
PCIE_TXP0 PCIE_TXN0 PCIE_TXP1 PCIE_TXN1 PCIE_TXP2 PCIE_TXN2
2 2
3 3
1K_0402_5%
PLTRST#
+3VS
R415
1,23,27,30,35,37
4 4
PCIE_TXP3 PCIE_TXN3 PCIE_TXP4 PCIE_TXN4 PCIE_TXP5 PCIE_TXN5 PCIE_TXP6 PCIE_TXN6 PCIE_TXP7 PCIE_TXN7 PCIE_TXP8 PCIE_TXN8 PCIE_TXP9 PCIE_TXN9 PCIE_TXP10 PCIE_TXN10 PCIE_TXP11 PCIE_TXN11 PCIE_TXP12 PCIE_TXN12 PCIE_TXP13 PCIE_TXN13 PCIE_TXP14 PCIE_TXN14 PCIE_TXP15 PCIE_TXN15
C665
10P_0402_50V8K
PLTRST_VGA#25 ECRST_VGA#37
12
C548 0.1U_0402_16V4Z
C197 0.1U_0402_16V4Z C191 0.1U_0402_16V4Z C184 0.1U_0402_16V4Z C174 0.1U_0402_16V4Z C170 0.1U_0402_16V4Z C166 0.1U_0402_16V4Z C153 0.1U_0402_16V4Z C144 0.1U_0402_16V4Z C136 0.1U_0402_16V4Z C128 0.1U_0402_16V4Z C122 0.1U_0402_16V4Z C113 0.1U_0402_16V4Z C105 0.1U_0402_16V4Z C101 0.1U_0402_16V4Z C93 0.1U_0402_16V4Z C84 0.1U_0402_16V4Z
12
PLTRST#
1 2
X3
4
VDD
1
OE
27MHZ_15P
PCIE_TXN[0..15]
PCIE_TXP[0..15] VGA_PCIE_RXN[0..15] VGA_PCIE_RXP[0..15]
1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2
CLK_PCIE_VGA#14
R188 @0_0402_5%
1 2
R187 0_0402_5%
1 2
R525 @0_0402_5%
1 2
OSC_OUT
3
OUT
2
GND
LUMA22 CRMA22 COMPS22
(1.2V)
+PCIE_1.2VS
1 2
R421
121_0603_1%
71.5_0402_1%
C201 0.1U_0402_16V4Z
1 2
C196 0.1U_0402_16V4Z
1 2
C189 0.1U_0402_16V4Z
1 2
C183 0.1U_0402_16V4Z
1 2
C173 0.1U_0402_16V4Z
1 2
C169 0.1U_0402_16V4Z
1 2
C162 0.1U_0402_16V4Z
1 2
C151 0.1U_0402_16V4Z
1 2
C141 0.1U_0402_16V4Z
1 2
C133 0.1U_0402_16V4Z
1 2
C127 0.1U_0402_16V4Z
1 2
C119 0.1U_0402_16V4Z
1 2
C112 0.1U_0402_16V4Z
1 2
C102 0.1U_0402_16V4Z
1 2
C99 0.1U_0402_16V4Z
1 2
C92 0.1U_0402_16V4Z
1 2
+3VS
+3VS
SMBCLK SMBDATA
+3VS
R414
12
R183 @10K_0402_5%
R208 4.7K_0402_5% R209 @0_0402_5%
R200 @0_0402_5%
R199 4.7K_0402_5%
For VGA thermal monitor
Reserved for EC to monitor VGA tempturature.
SMBCLK SMBDATA
A
R210 0_0402_5% R201 0_0402_5%
12 12
B
VGA_PCIE_RXP0 VGA_PCIE_RXN0 VGA_PCIE_RXP1 VGA_PCIE_RXN1 VGA_PCIE_RXP2 VGA_PCIE_RXN2 VGA_PCIE_RXP3 VGA_PCIE_RXN3 VGA_PCIE_RXP4 VGA_PCIE_RXN4 VGA_PCIE_RXP5 VGA_PCIE_RXN5 VGA_PCIE_RXP6 VGA_PCIE_RXN6 VGA_PCIE_RXP7 VGA_PCIE_RXN7 VGA_PCIE_RXP8 VGA_PCIE_RXN8 VGA_PCIE_RXP9 VGA_PCIE_RXN9 VGA_PCIE_RXP10 VGA_PCIE_RXN10 VGA_PCIE_RXP11 VGA_PCIE_RXN11 VGA_PCIE_RXP12 VGA_PCIE_RXN12 VGA_PCIE_RXP13 VGA_PCIE_RXN13 VGA_PCIE_RXP14 VGA_PCIE_RXN14 VGA_PCIE_RXP15 VGA_PCIE_RXN15
VGA_PCIE_TXP0 VGA_PCIE_TXN0 VGA_PCIE_TXP1 VGA_PCIE_TXN1 VGA_PCIE_TXP2 VGA_PCIE_TXN2 VGA_PCIE_TXP3 VGA_PCIE_TXN3 VGA_PCIE_TXP4 VGA_PCIE_TXN4 VGA_PCIE_TXP5 VGA_PCIE_TXN5 VGA_PCIE_TXP6 VGA_PCIE_TXN6 VGA_PCIE_TXP7 VGA_PCIE_TXN7 VGA_PCIE_TXP8 VGA_PCIE_TXN8 VGA_PCIE_TXP9 VGA_PCIE_TXN9 VGA_PCIE_TXP10
VGA_PCIE_TXP11 VGA_PCIE_TXN11 VGA_PCIE_TXP12 VGA_PCIE_TXN12 VGA_PCIE_TXP13 VGA_PCIE_TXN13 VGA_PCIE_TXP14 VGA_PCIE_TXN14 VGA_PCIE_TXP15 VGA_PCIE_TXN15
CLK_PCIE_VGA CLK_PCIE_VGA#
R150 150_0402_1%
1 2
R143 100_0402_1%
1 2
R146 10K_0402_1%
1 2
R154 1K_0402_5% R162 715_0402_1%
12
PCIE_TESTIN
12
12
LUMA CRMA COMPS
12 12
12 12
R160 1K_0402_5%
R182 10K_0402_5%
B
XTALOUT
12
12
DDC3CLK DDC3DATA
EC_SMC1 37,38,46 EC_SMD1 37,38,46
AH30 AG30 AG29
AF29 AE29
AE30 AD30 AD29 AC29
AB29
AB30
AA30
AA29
Y29 W29 W30
V30
V29
U29
T29
T30
R30
R29
P29
N29
N30 M30 M29
K29
K30
AF26 AE26
AC25
AB25
AC27
AB27
AC26
AB26
Y25 W25
Y27 W27
Y26 W26
U25
T25
U27
T27
U26
T26
P25
N25
P27
N27
P26
N26
K25
K27
K26
AF27 AE27
AC23
AB24 AB23
AE25
AD25 AD24
AH21
AK21
AJ22
AK22
AJ24
AK24
AG22 AG23
AJ23
AH24 AH28
AJ29
AH27
AF25
AH25
L29
J30
L25 L27 L26
E8 B6
U39A
PCIE_RX0P PCIE_RX0N PCIE_RX1P PCIE_RX1N PCIE_RX2P PCIE_RX2N PCIE_RX3P PCIE_RX3N PCIE_RX4P PCIE_RX4N PCIE_RX5P PCIE_RX5N PCIE_RX6P PCIE_RX6N PCIE_RX7P PCIE_RX7N PCIE_RX8P PCIE_RX8N PCIE_RX9P PCIE_RX9N PCIE_RX10P PCIE_RX10N PCIE_RX11P PCIE_RX11N PCIE_RX12P PCIE_RX12N PCIE_RX13P PCIE_RX13N PCIE_RX14P PCIE_RX14N PCIE_RX15P PCIE_RX15N
PCIE_TX0P PCIE_TX0N PCIE_TX1P PCIE_TX1N PCIE_TX2P PCIE_TX2N PCIE_TX3P PCIE_TX3N PCIE_TX4P PCIE_TX4N PCIE_TX5P PCIE_TX5N PCIE_TX6P PCIE_TX6N PCIE_TX7P PCIE_TX7N PCIE_TX8P PCIE_TX8N PCIE_TX9P PCIE_TX9N PCIE_TX10P PCIE_TX10N PCIE_TX11P PCIE_TX11N PCIE_TX12P PCIE_TX12N PCIE_TX13P PCIE_TX13N PCIE_TX14P PCIE_TX14N PCIE_TX15P PCIE_TX15N
PCIE_REFCLKP PCIE_REFCLKN
PCIE_CALRP PCIE_CALRN PCIE_CALI
PCIE_TESTIN PWRGD
PWRGD_MASK R2SET Y_G
C_R_PR COMP_B_PB
H2SYNC V2SYNC
DDC3CLK DDC3DATA
SSIN SSOUT
XTALIN XTALOUT
TESTEN TEST_YCLK TEST_MCLK PLLTEST
STEREOSYNC
M24P_BGA708
C
GPIO0
Part 1 of 5
GPIO1 GPIO2 GPIO3 GPIO4 GPIO5 GPIO6 GPIO7 GPIO8
GPIO9 GPIO10 GPIO11 GPIO12 GPIO13 GPIO14
GPIO_PWRCNTL
GPIO_MEMSSIN
DVOMODE
DVPDATA_0 DVPDATA_1 DVPDATA_2 DVPDATA_3 DVPDATA_4 DVPDATA_5 DVPDATA_6 DVPDATA_7 DVPDATA_8
DVPDATA_9 DVPDATA_10 DVPDATA_11 DVPDATA_12 DVPDATA_13 DVPDATA_14 DPVDATA_15
DVO / EXT TMDS / GPIOTMDSDAC1
DVPDATA_16 DVPDATA_17 DVPDATA_18 DVPDATA_19 DVPDATA_20 DVPDATA_21 DVPDATA_22 DVPDATA_23
DVPCNTL_0
PCI EXPRESS
DVPCNTL_1
DVPCNTL_2
DVPCNTL_3
VREFG
TXOUT_L0N
TXOUT_L0P
TXOUT_L1N
TXOUT_L1P
TXOUT_L2N
TXOUT_L2P
TXOUT_L3N
TXOUT_L3P
TXCLK_LN
TXCLK_LP TXOUT_U0N TXOUT_U0P TXOUT_U1N TXOUT_U1P TXOUT_U2N
LVDS
TXOUT_U2P TXOUT_U3N TXOUT_U3P
TXCLK_UN TXCLK_UP
DIGON
BLON TX0M
TX0P
TX1M
TX1P
TX2M
TX2P
TXCM
TXCP
DDC2CLK
DDC2DATA
DAC2CLK
SS
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
HSYNC VSYNC
DDC1DATA
DDC1CLK
GPIO_AUXWIN
DPLUS
DMINUS
THERM
HPD1
RSET
C
R
G
B
AH5 AJ4 AK4 AH4 AF4 AJ3 AK3 AH3 AJ2 AH2 AH1 AG3 AG1 AG2 AF3 AF2
AE10 AH6
AJ6 AK6 AH7 AK7 AJ7 AH8 AJ8 AH9 AJ9 AK9 AH10 AE6 AG6 AF6 AE7 AF7 AE8 AG8 AF8 AE9 AF9 AG10 AF10
AJ10 AK10 AJ11 AH11
AG4 AH15
AH16 AJ16 AJ17 AJ18 AK18 AJ20 AJ21 AK19 AJ19 AG16 AG17 AF16 AF17 AE18 AE19 AF19 AF20 AG19 AG20
AE12 AG12
AK13 AJ13 AJ14 AJ15 AK15 AK16 AJ12 AK12
AE13 AE14 AF12
AK27 AJ27 AJ26 AJ25 AK25
AH26 AG25 AF24 AG24
AF11 AE11
VGA_GPIO1 VGA_GPIO2 VGA_GPIO3 VGA_GPIO4 VGA_GPIO5 VGA_GPIO6
GPIO8 ROM_ID4
ROM_ID1 ROM_ID2 ROM_ID3 M_SEN POWER_SEL MCLK_SPREAD
MEM_ID0 MEM_ID1
R185
4.7K_0402_5%
I2C_DAT I2C_CLK
DVPDATA_20
R155 10K_0402_5%
10K_1206_8P4R_5%
TXOUT0­TXOUT0+ TXOUT1-VGA_PCIE_TXN10 TXOUT1+ TXOUT2­TXOUT2+
TXCLK­TXCLK+ TZOUT0­TZOUT0+ TZOUT1­TZOUT1+ TZOUT2­TZOUT2+
TZCLK­TZCLK+
ENVDD ENBKL
R179 100K_0402_5%
R G B DAC1_HSYNC DAC1_VSYNC
DACA_RSET DDC_DATA DDC_CLK
DPLUS DMINUS
VGA_GPIO0
AJ5
ROM_ID[3:0] ROMIDCFG(3:0) 1 0 1 1 SERIAL M25P10 ROM
R195 10K_0402_5%
1 2
SIN 16 SCLK 16
M_SEN 22,37 POWER_SEL 49
POWER_SEL(High):VDDC=1.05V (Low):VDDC=1.2V
+3VS +3VS
12
12
R186
4.7K_0402_5%
DVPDATA_20(High): No slave VIP host port devices reporting presence during reset
I2C_DAT 21
1 2
1 2
I2C_CLK 21
TXOUT0- 21 TXOUT0+ 21 TXOUT1- 21 TXOUT1+ 21 TXOUT2- 21 TXOUT2+ 21
TXCLK- 21 TXCLK+ 21 TZOUT0- 21 TZOUT0+ 21 TZOUT1- 21 TZOUT1+ 21 TZOUT2- 21CLK_PCIE_VGA14 TZOUT2+ 21
TZCLK- 21 TZCLK+ 21
ENVDD 21 ENBKL 21,37
R22 G22 B22 DAC1_HSYNC 22 DAC1_VSYNC 22
DDC_DATA 22 DDC_CLK 22
R189 10K_0402_5%
1 2
RP3
1 8 2 7 3 6 4 5
C214 0.1U_0402_16V4Z
12
R180 100K_0402_5%
1 2
D
+3VS
+VREFG+VREFG
2200P_0402_50V7K
R216 @0_0402_5%
D
+3VS
12
12
SOUT 16
*
R198 1K_0402_1%
R177 1K_0402_1%
OSC_OUT MCLK_SPREAD
1
C217
2
1 2
R181 499_0402_1%
12
E
+3VS
M_SEN POWER_SEL MEM_ID0
MEM_ID1
Vedio Memory Config.
MEM_ID0
0 0 1 1
GPIO0 DEFAULT : 0 GPIO1 GPIO(3:2) GPIO4 GPIO5 GPIO6
+3VS
C227 0.1U_0402_16V4Z
Pin3 : Reserved for P1819 Spread Rate selection.
+3VS
C216 0.1U_0402_16V4Z
DPLUS
DMINUS
AUXWIN
Compal Electronics, Inc.
Title
Size Document Number Rev
Custom
Date: Sheet
R178 10K_0402_5%
1 2
R527 @10K_0402_5%
1 2
R412 @10K_0402_5%
1 2
R419 10K_0402_5%
1 2
R413 @10K_0402_5%
1 2
R420 10K_0402_5%
ROM_ID1 ROM_ID2 ROM_ID3 ROM_ID4
1 2
R520 @10K_0402_5%
1 2
R521 @10K_0402_5%
1 2
R522 @10K_0402_5%
1 2
R523 @10K_0402_5%
1 2
Delete R416, R417
MEM_ID1
0 1 0 1
VGA_GPIO0 VGA_GPIO1 VGA_GPIO2 VGA_GPIO3 VGA_GPIO4 VGA_GPIO5 VGA_GPIO6
1 2
R411 10K_0402_5%
1 2
R193 @10K_0402_5%
1 2
R410 @10K_0402_5%
1 2
R418 @10K_0402_5%
1 2
R176 @10K_0402_5%
1 2
R194 @10K_0402_5%
1 2
R409 @10K_0402_5%
64MB 64MB 128MB 128MB
CAL_BG_BACKUP PLL_CAL_FORCE_EN PCIE_MODE(1:0) CAL_OFF BYPASS_PLL ICOMP
DDR SPREAD SPECTRUM
1 2
U14
7
VDD
1
XIN
8
XOUT
2
VSS
ASM3P1819-SR_SO8
1 2
U13
1
VCC
2
DXP
3
DXN THERM4GND
G781-1_SOP8
G781-1
REF
MODOUT
PD#
SMBCLK
SMBDATA
5 4 3
NC
6
8 7 6
ALERT
5
@10K_0402_5%
AUXWIN
@MMBT3904_SOT23
M24-P
ECQ60 LA-2271
Size Vendor
4Mx32 Samsung 4Mx32 Hynix 8Mx32 Samsung 8Mx32 Hynix
+3VS
DEFAULT : 0 DEFAULT : 00 DEFAULT : 0 DEFAULT : 0 DEFAULT : 0
1 2
R206 22_0402_5%
1 2
R217 @10K_0402_5%
1 2
R205 @10K_0402_5%
SMBCLK SMBDATA
+3VS+3VS
12
R218
C
Q14
2
B
E
3 1
E
12
R219 @10K_0402_5%
ALERT#
15 54Monday, August 09, 2004
+3VS
of
Page 16
A
B
C
D
E
NMDB0 NMDB1 NMDB2 NMDB3 NMDB4 NMDB5 NMDB6 NMDB7 NMDB8 NMDB9 NMDB10 NMDB11 NMDB12 NMDB13 NMDB14 NMDB15 NMDB16 NMDB17 NMDB18 NMDB19 NMDB20 NMDB21 NMDB22 NMDB23 NMDB24 NMDB25 NMDB26 NMDB27 NMDB28 NMDB29 NMDB30 NMDB31 NMDB32 NMDB33 NMDB34 NMDB35 NMDB36 NMDB37 NMDB38 NMDB39 NMDB40 NMDB41 NMDB42 NMDB43 NMDB44 NMDB45 NMDB46 NMDB47 NMDB48 NMDB49 NMDB50 NMDB51 NMDB52 NMDB53 NMDB54 NMDB55 NMDB56 NMDB57 NMDB58 NMDB59 NMDB60 NMDB61 NMDB62 NMDB63
NMDB[0..63]
NMAB[0..13]
NDQSB[0..7]
NDQMB#[0..7]
D7 F7
E7 G6 G5
F5
E5
C4
B5
C5
A4
B4
C2
D3
D1
D2 G4
H6
H5
J6 K5 K4 L6 L5
G2
F3 H2 E2 F2
J3 F1 H3 U6 U5 U3 V6
W5 W4
Y6 Y5 U2 V2 V1 V3
W3
Y2 Y3
AA2 AA6 AA5 AB6
AB5 AD6 AD5
AE5
AE4
AB2
AB3 AC2 AC3 AD3
AE1
AE2
AE3
C
NMDA[0..63]
NMAA[0..13]
NDQSA[0..7]
U39B
DQA0 DQA1 DQA2 DQA3 DQA4 DQA5 DQA6 DQA7 DQA8 DQA9 DQA10 DQA11 DQA12 DQA13 DQA14 DQA15 DQA16 DQA17 DQA18 DQA19 DQA20 DQA21 DQA22 DQA23 DQA24 DQA25 DQA26 DQA27 DQA28 DQA29 DQA30 DQA31 DQA32 DQA33 DQA34 DQA35 DQA36 DQA37 DQA38 DQA39 DQA40 DQA41 DQA42 DQA43 DQA44 DQA45 DQA46 DQA47 DQA48 DQA49 DQA50 DQA51 DQA52 DQA53 DQA54 DQA55 DQA56 DQA57 DQA58 DQA59 DQA60 DQA61 DQA62 DQA63
M24P_BGA708
NDQMA#[0..7]
Part 2 of 5
MEMORY INTERFACE A
NMCKEA
1 2
R88 10_0402_5%
1 2
R89 10_0402_5%
1 2
R91 10_0402_5%
1 2
R90 10_0402_5%
1 1
NMDA0 NMDA1 NMDA2 NMDA3 NMDA4 NMDA5 NMDA6 NMDA7 NMDA8 NMDA9 NMDA10 NMDA11 NMDA12 NMDA13 NMDA14 NMDA15 NMDA16 NMDA17 NMDA18 NMDA19 NMDA20 NMDA21
2 2
3 3
4 4
NMDA22 NMDA23 NMDA24 NMDA25 NMDA26 NMDA27 NMDA28 NMDA29 NMDA30 NMDA31 NMDA32 NMDA33 NMDA34 NMDA35 NMDA36 NMDA37 NMDA38 NMDA39 NMDA40 NMDA41 NMDA42 NMDA43 NMDA44 NMDA45 NMDA46 NMDA47 NMDA48 NMDA49 NMDA50 NMDA51 NMDA52 NMDA53 NMDA54 NMDA55 NMDA56 NMDA57 NMDA58 NMDA59 NMDA60 NMDA61 NMDA62 NMDA63
H28 H29
J28 J29
J26 H25 H26 G26 G30 D29 D28 E28 E29 G29 G28 F28 G25 F26 E26 F25 E24 F23 E23 D22 B29 C29 C25 C27 B28 B25 C26 B26 F17 E17 D16 F16 E15 F14 E14 F13 C17 B18 B17 B15 C13 B14 C14 C16 A13 A12 C12 B12 C10
C9
B9 B10 E13 E12 E10 F12 F11
E9
F9
F8
MCLKA0 MCLKA0# MCLKA1 MCLKA1#
A
NMDA[0..63] 19
NMAA[0..13] 19
NDQSA[0..7] 19
NDQMA#[0..7] 19
NMAA0
E22
MAA0 MAA1 MAA2 MAA3 MAA4 MAA5 MAA6 MAA7 MAA8
MAA9 MAA10 MAA11 MAA12 MAA13 MAA14
DQMA#0 DQMA#1 DQMA#2 DQMA#3 DQMA#4 DQMA#5 DQMA#6 DQMA#7
QSA0
QSA1
QSA2
QSA3
QSA4
QSA5
QSA6
QSA7 RASA# CASA#
WEA# CSA0# CSA1#
CKEA
CLKA0
CLKA0#
CLKA1
CLKA1#
MVREFD MVREFS
DIMA_0 DIMA_1
R44
1 2
10K_0402_5%
NMCLKA0 NMCLKA0# NMCLKA1 NMCLKA1# NMCLKB1
B22 B23 B24 C23 C22 F22 F21 C21 A24 C24 A25 E21 B20 C19
J25 F29 E25 A27 F15 C15 C11 E11
J27 F30 F24 B27 E16 B16 B11 F10
A19 E18 E19 E20 F20 B19
B21 C20
C18 A18
B7 B8
D30 B13
NMAA1 NMAA2 NMAA3 NMAA4 NMAA5 NMAA6 NMAA7 NMAA8 NMAA9 NMAA10 NMAA11 NMAA12 NMAA13
NDQMA#0 NDQMA#1 NDQMA#2 NDQMA#3 NDQMA#4 NDQMA#5 NDQMA#6 NDQMA#7
NDQSA0 NDQSA1 NDQSA2 NDQSA3 NDQSA4 NDQSA5 NDQSA6 NDQSA7
NMRASA# NMCASA# NMWEA# NMCSA0# NMCSA1# NMCKEA
MCLKA0 MCLKA0#
MCLKA1 MCLKA1#
+MVREFD +MVREFS
NMCLKA0 19 NMCLKA0# 19 NMCLKA1 19 NMCLKA1# 19
0.1U_0402_16V4Z
0.1U_0402_16V4Z
B
NMRASA# 19 NMCASA# 19 NMWEA# 19 NMCSA0# 19 NMCSA1# 19 NMCKEA 19
C82
C77
+2.6VS
12
R86 100_0402_1%
12
1
2
1
2
+2.6VS
R93 100_0402_1%
12
R85 100_0402_1%
12
R92 100_0402_1%
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
U39C
DQB0 DQB1 DQB2 DQB3 DQB4 DQB5 DQB6 DQB7 DQB8 DQB9 DQB10 DQB11 DQB12 DQB13 DQB14 DQB15 DQB16 DQB17 DQB18 DQB19 DQB20 DQB21 DQB22 DQB23 DQB24 DQB25 DQB26 DQB27 DQB28 DQB29 DQB30 DQB31 DQB32 DQB33 DQB34 DQB35 DQB36 DQB37 DQB38 DQB39 DQB40 DQB41 DQB42 DQB43 DQB44 DQB45 DQB46 DQB47 DQB48 DQB49 DQB50 DQB51 DQB52 DQB53 DQB54 DQB55 DQB56 DQB57 DQB58 DQB59 DQB60 DQB61 DQB62 DQB63
M24P_BGA708
NMCKEB
MCLKB0 MCLKB0# MCLKB1 MCLKB1#
NMDB[0..63] 20
NMAB[0..13] 20
NDQSB[0..7] 20
NDQMB#[0..7] 20
Part 3 of 5
MEMORY INTERFACE B
R127
1 2
10K_0402_5%
1 2
R130 10_0402_5%
1 2
R126 10_0402_5%
1 2
R135 10_0402_5%
1 2
R140 10_0402_5%
DQMB#0 DQMB#1 DQMB#2 DQMB#3 DQMB#4 DQMB#5 DQMB#6 DQMB#7
ROMCS#
MEMVMODE_0 MEMVMODE_1
MEMTEST
MAB0 MAB1 MAB2 MAB3 MAB4 MAB5 MAB6 MAB7 MAB8
MAB9 MAB10 MAB11 MAB12 MAB13 MAB14
QSB0
QSB1
QSB2
QSB3
QSB4
QSB5
QSB6
QSB7 RASB# CASB#
WEB#
CSB0# CSB1#
CKEB
CLKB0
CLKB0#
CLKB1
CLKB1#
DIMB_0 DIMB_1
NMAB0
N5
NMAB1
M1
NMAB2
M3
NMAB3
L3
NMAB4
L2
NMAB5
M2
NMAB6
M5
NMAB7
P6
NMAB8
N3
NMAB9
K2
NMAB10
K3
NMAB11
J2
NMAB12
P5
NMAB13
P3 P2
NDQMB#0
E6
NDQMB#1
B2
NDQMB#2
J5
NDQMB#3
G3
NDQMB#4
W6
NDQMB#5
W2
NDQMB#6
AC6
NDQMB#7
AD2
NDQSB0
F6
NDQSB1
B3
NDQSB2
K6
NDQSB3
G1
NDQSB4
V5
NDQSB5
W1
NDQSB6
AC5
NDQSB7
AD1
NMRASB#
R2
NMCASB#
T5
NMWEB#
T6
NMCSB0#
R5
NMCSB1#
R6
NMCKEB
R3
MCLKB0
N1
MCLKB0#
N2
MCLKB1
T2
MCLKB1#
T3
E3 AA3
ROMCS#
AF5
R94 4.7K_0402_5%
1 2
C6
R76 4.7K_0402_5%
1 2
C7
R75 47_0402_1%
1 2
C8
(15mil)
NMCLKB0 NMCLKB0#
NMCLKB1#
NMCLKB0 20 NMCLKB0# 20 NMCLKB1 20 NMCLKB1# 20
D
+3VS
12
R524 @10K_0402_5%
SCLK15
+3VS
NMRASB# 20 NMCASB# 20 NMWEB# 20 NMCSB0# 20 NMCSB1# 20 NMCKEB 20
+1.8VS
ROMCS#
U46
5
D
6
C
1
S
7
HOLD
3
W
8
VCC
@M25P10_SO8
VSS
2
Q
4
MEM IO Voltage Selection
2.5V VDDR1
MEMVMODE0 MEMVMODE1
Compal Electronics, Inc.
Title
M24-P MEMORY INTERFACE
Size Document Number Rev
Custom
ECQ60 LA-2271
Date: Sheet
LOW
HI
E
1.8V VDDR1(ELPIDA)
16 54Monday, August 09, 2004
SOUT 15SIN15
LOW
HI
of
Page 17
A
+AVDD1.8
L43
L41
1 2
L42
1 2
L33
1 2
L31
1 2
1 2
0_0603_5%
0_0603_5%
0_0603_5%
0_0603_5%
0_0603_5%
1
2
+1.8VS
1 1
+2.6VS
+2.6VS
2 2
+1.8VS
+1.8VS
3 3
CHB1608U301_0603 (P/N:SM010012500)
L40
+1.8VS
4 4
1 2
0_0603_5%
+3VS
C547
@470P_0402_50V7K
+2.6VS
1
2
1
2
(10 mil)
1
C545 22U_1206_10V4Z
2
+VDD_DAC2.5
(20 mil)
1
C544 22U_1206_10V4Z
2
+VDDRH2.5
(20 mil)
1
C514 22U_1206_10V4Z
2
+MPVDD1.8
(10 mil)
1
C470 22U_1206_10V4Z
2
0.1U_0402_16V4Z
1
C543 22U_1206_10V4Z
C542 22U_1206_10V4Z
L39
1 4 3
MIC5205-2.8BM5_SOT23-5~D
C209
2
Place near pin AK28
0.1U_0402_16V4Z
1
C193
2
1 2
@0_0603_5%
VOUT
VIN PG EN
GND
U41
1
C204
0.1U_0402_16V4Z
2
1
C192
0.1U_0402_16V4Z
2
1
C100
0.1U_0402_16V4Z
2
1
C81
0.1U_0402_16V4Z
2
(10 mil)
1
C202
2
0.1U_0402_16V4Z
(10 mil)
1
C185
2
0.1U_0402_16V4Z
5
2
+2.6VS
+2.6VS
+2.6VS
+2.6VS
+VDD_PLL1.8
1
C203
0.1U_0402_16V4Z
2
+VDD_PNLIO1.8
1
C194
0.1U_0402_16V4Z
2
1
C541 22U_1206_10V4Z
2
1
C114
2
22U_1206_10V4Z
1
C94
2
1000P_0402_50V7K
1
C90
2
0.1U_0402_16V4Z
1
C111
2
0.1U_0402_16V4Z
+VDD_PNLIO2.5
(10 mil)
SA052050010(MIC5205-2.8BM5), max:150mA
A
B
22U_1206_10V4Z
1
C115
2
0.1U_0402_16V4Z
1
C88
2
0.1U_0402_16V4Z
1
C181
2
0.1U_0402_16V4Z
1
C83
2
+VDD_PNLIO2.5
+VDD_PNLIO1.8
+VDD_PLL1.8
+VDDRH2.5
+VDD_DAC2.5
+AVDD1.8
+VDD_PNLIO1.8
+VDD_PLL1.8
+MPVDD1.8
1
C186
0.1U_0402_16V4Z
2
B
1
C116
0.1U_0402_16V4Z
2
1
C89 1000P_0402_50V7K
2
1
C139 1000P_0402_50V7K
2
1
C154 1000P_0402_50V7K
2
130mA
30mA
10mA
400mA
Second DAC Supply
Analog
70mA
10mA
30mA 10mA
C
U39D
T7
K23 K24
H10 H13 H15 H17
AA1 AA4 AA7 AA8
A15 A21 A28
B30 D26 D23 D20 D17 D14 D11
E27
G10 G13 G15 G19 G22 G27 H22 H19
AD4
AE16 AE17
AF15
AE15
AH19 AH13
AF13 AF14
F18
AF21
AE20
AF23
AH23
AE23 AE22
AK28
R4 R1 N8 N7
M4
L8
N4
J8 J7 J4 J1
T8 V4 V7 V8
A3 A9
B1
D8 D5
F4
G7
L23
N6
A7
VDDR1_0 VDDR1_1 VDDR1_2 VDDR1_3 VDDR1_4 VDDR1_5 VDDR1_6 VDDR1_7 VDDR1_8 VDDR1_9 VDDR1_10 VDDR1_11 VDDR1_12 VDDR1_13 VDDR1_14 VDDR1_15 VDDR1_16 VDDR1_17 VDDR1_18 VDDR1_19 VDDR1_20 VDDR1_21 VDDR1_22 VDDR1_23 VDDR1_24 VDDR1_25 VDDR1_26 VDDR1_27 VDDR1_28 VDDR1_29 VDDR1_30 VDDR1_31 VDDR1_32 VDDR1_33 VDDR1_34 VDDR1_35 VDDR1_36 VDDR1_37 VDDR1_38 VDDR1_39 VDDR1_40 VDDR1_41 VDDR1_42 VDDR1_43 VDDR1_44 VDDR1_45 VDDR1_46 VDDR1_47 VDDR1_48 VDDR1_49 VDDR1_50 VDDR1_51 VDDR1_52 VDDR1_53
LVDDR_25_0 LVDDR_25_1 LVDDR_18_0 LVDDR_18_1
LPVDD TPVDD
TXVDDR_0 TXVDDR_1
VDDRH0 VDDRH1
A2VDD_0 A2VDD_1
A2VDDQ AVDD
VDD1DI VDD2DI
PVDD MPVDD
M24P_BGA708
Part 4 of 5
POWER
PCIE_VDDR_12_0 PCIE_VDDR_12_1 PCIE_VDDR_12_2 PCIE_VDDR_12_3 PCIE_VDDR_12_4
PCIE_PVDD_12_0 PCIE_PVDD_12_1 PCIE_PVDD_12_2
PCIE_PVDD_18_0 PCIE_PVDD_18_1 PCIE_PVDD_18_2 PCIE_PVDD_18_3
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
C
VDDC_0 VDDC_1 VDDC_2 VDDC_3 VDDC_4 VDDC_5 VDDC_6 VDDC_7 VDDC_8
VDDC_9 VDDC_10 VDDC_11 VDDC_12 VDDC_13 VDDC_14 VDDC_15 VDDC_16 VDDC_17 VDDC_18 VDDC_19 VDDC_20 VDDC_21 VDDC_22 VDDC_23 VDDC_24 VDDC_25 VDDC_26 VDDC_27 VDDC_28 VDDC_29 VDDC_30 VDDC_31 VDDC_32 VDDC_33 VDDC_34 VDDC_35 VDDC_36 VDDC_37 VDDC_38 VDDC_39 VDDC_40
VDDC1_0 VDDC1_1 VDDC1_2 VDDC1_3
VDD15_0 VDD15_1 VDD15_2 VDD15_3 VDD15_4 VDD15_5 VDD15_6 VDD15_7
VDDR3_0 VDDR3_1 VDDR3_2 VDDR3_3 VDDR3_4 VDDR3_5 VDDR3_6
VDDR4_0 VDDR4_1 VDDR4_2 VDDR4_3 VDDR4_4
AC13 AD13 AD15 AC15 AC17 P17 P18 P19 U12 U13 U14 U17 U18 U19 V19 V18 V17 V14 V13 V12 N18 N17 N14 W17 W18 W12 W13 W14 N13 N19 M19 M18 M12 N12 M13 M14 P12 P13 P14 M17 W19
W16 M15 R19 T12
P8 Y8 AC11 AC20 H20 H11 M23 Y23
AD7 AD19 AD21 AC22 AC8 AC21 AC19
AG7 AD9 AC9 AC10 AD10
AG26 AK29 AJ30 AG28 AG27
N24 N23 P23
U23 T23 V23 W23
1
2
0.1U_0402_16V4Z
2.2U_0805_10V6K
1
C172
2
C195
Near PIN AG26
+PCIE_PVDD1.2
1
2
1
C147
2
0.1U_0402_16V4Z
1
C148
0.1U_0402_16V4Z
2
+VGA_CORE_CI
C161
0.1U_0402_16V4Z
1
1
C176
2
2
0.1U_0402_16V4Z
1
C175
2
1000P_0402_50V7K
1
2
0.1U_0402_16V4Z
Near PIN P23
1
C129
2
1000P_0402_50V7K
Near PIN N23
C145
0.1U_0402_16V4Z
C106
0.1U_0402_16V4Z
Near PIN AK29
0.1U_0402_16V4Z
1
C132
2
D
0.1U_0402_16V4Z
1
C124
2
1
2
L13
CHB1608U301_0603
1 2
1
C125
0.1U_0402_16V4Z
2
1
C138 22U_1206_10V4Z
2
1
C177
2
0.1U_0402_16V4Z
1
C206
2
1
C140 22U_1206_10V4Z
2
+PCIE_PVDD1.8
(20 mil)
1
C159
0.1U_0402_16V4Z
2
D
1
C182
2
0.1U_0402_16V4Z
C160
0.1U_0402_16V4Z
2004/05/31
2004/05/31
+VGA_CORE
+VDD1.5
+3VS
1
C225 22U_1206_10V4Z
2
C207
1
2
1
2
C539 22U_1206_10V4Z
1
2
1000P_0402_50V7K
Near PIN AG30
E
DIODE SUPPLIES POWER TO VDDC RAIL WHILE VDDC REGULATOR STABALIZES DURING POWER ON
+VGA_CORE
0.1U_0402_16V4Z
1
C134
2
1
C126
0.1U_0402_16V4Z
2
16.9K_0603_1%
+3VS
R45
L15
0_0603_5%
1
C135
2
0.1U_0402_16V4Z
1
C146
0.1U_0402_16V4Z
2
+2.6VS
1
12
@22U_1206_10V4Z
2
12
+PCIE_1.2VS
R46 10K_0402_1%
12
C438
+1.5VS
1
C171
22U_1206_10V4Z
2
U32
VIN1VCNTL
2
GND
3
VREF
4
VOUT
APL5331KAC-TR_SO8
6 5
NC
7
NC
8
NC
9
TP
SM010012500
C208 22U_1206_10V4Z
L16
0_0603_5%
J1
2 1
JUMP_43X79
(1.2V)
+PCIE_1.2VS
12
(1.2V)
+VGA_CORE+PCIE_1.2VS
SM010012500
L38
12
0_0603_5%
Compal Electronics, Inc.
Title
M24-P POWER
Size Document Number Rev
Custom
ECQ60 LA-2271
Date: Sheet
+1.8VS
17 54Monday, August 09, 2004
E
of
+3VS
Page 18
A
1 1
2 2
3 3
4 4
B
U39E
A2 A10 A16 A22 A29
C28 C30 D27 D24 D21 D18 D15 D12 D10
F27 G12
G16 G18 G21 G24 H27 H23 H21 H18 H16 H14 H12
AD12
AG5 AG9
AG11
AB8 AB7 AB1
AC4 AC12 AC14 AD16 AC16 AC18 AD18
AK2 AJ1
M16
N16 N15 P15 P16 R18 R17 R16 R15 R14 R13 R12 T13 T14 T15
W15
V16 V15 U15 U16 T19 T18 T17 T16
C1 C3
D6 D4
G9
H9 H8
H4 J23 J24
R7
P4
M7 M8
L4
K1
K7
K8
R8
T1
U4
U8 W7 W8
Y4
VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9 VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 VSS_16 VSS_17 VSS_18 VSS_19 VSS_20 VSS_21 VSS_22 VSS_23 VSS_24 VSS_25 VSS_26 VSS_27 VSS_28 VSS_29 VSS_30 VSS_31 VSS_32 VSS_33 VSS_34 VSS_35 VSS_36 VSS_37 VSS_38 VSS_39 VSS_40 VSS_41 VSS_42 VSS_43 VSS_44 VSS_45 VSS_46 VSS_47 VSS_48 VSS_49 VSS_50 VSS_51 VSS_52 VSS_53 VSS_54 VSS_55 VSS_56 VSS_57 VSS_58 VSS_59 VSS_60 VSS_61 VSS_62 VSS_63 VSS_64 VSS_65 VSS_66 VSS_67 VSS_68 VSS_69 VSS_70 VSS_71 VSS_72 VSS_73 VSS_74 VSS_75 VSS_76 VSS_77 VSS_78 VSS_79 VSS_80 VSS_81 VSS_82 VSS_83 VSS_84 VSS_85 VSS_86 VSS_87 VSS_88 VSS_89 VSS_90 VSS_91
M24P_BGA708
Part 5 of 5
GND
PCIE_VSS_0 PCIE_VSS_1 PCIE_VSS_2 PCIE_VSS_3 PCIE_VSS_4 PCIE_VSS_5 PCIE_VSS_6 PCIE_VSS_7 PCIE_VSS_8
PCIE_VSS_9 PCIE_VSS_10 PCIE_VSS_11 PCIE_VSS_12 PCIE_VSS_13 PCIE_VSS_14 PCIE_VSS_15 PCIE_VSS_16 PCIE_VSS_17 PCIE_VSS_18 PCIE_VSS_19 PCIE_VSS_20 PCIE_VSS_21 PCIE_VSS_22 PCIE_VSS_23 PCIE_VSS_24 PCIE_VSS_25 PCIE_VSS_26 PCIE_VSS_27 PCIE_VSS_28 PCIE_VSS_29 PCIE_VSS_30 PCIE_VSS_31 PCIE_VSS_32 PCIE_VSS_33 PCIE_VSS_34 PCIE_VSS_35 PCIE_VSS_36 PCIE_VSS_37 PCIE_VSS_38 PCIE_VSS_39
NC_0 NC_1 NC_2 NC_3 NC_4 NC_5 NC_6
AVSSQ
LVSSR_0 LVSSR_1 LVSSR_2 LVSSR_3
LPVSS
TPVSS
TXVSSR_0 TXVSSR_1 TXVSSR_2
VSSRH0 VSSRH1
A2VSSN_0 A2VSSN_1
A2VSSQ
AVSSN
VSS1DI VSS2DI
PVSS
MPVSS
C
K28 L28 M27 M26 M24 M25 M28 P28 N28 R25 R23 R24 R26 R27 R28 T28 T24 U28 V24 V26 V27 V25 V28 Y28 W24 W28 AA26 AA27 AA23 AA24 AA25 AA28 AB28 AC28 AD28 AD26 AD27 AE28 AF28 AH29
D9 D13 D19 D25 E4 T4 AB4
D
E
AD22
AF18 AH17 AG15 AG18
AH18 AH12
AH14 AG13 AG14
F19 M6
AH20 AG21
AF22 AH22
AE24 AE21
AJ28
A6
Compal Electronics, Inc.
Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SE CRET INFO RMATI ON. THIS SHEET MAY NO T BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
A
B
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
C
D
M24-P GND
Size Document Number Rev
Custom
ECQ60 LA-2271
Date: Sheet
18 54Monday, August 09, 2004
E
of
Page 19
A
B
C
D
E
+2.6VS +2.6VS
1
C40
2
0.1U_0402_16V4Z
NMAA0 NMAA1 NMAA2 NMAA3 NMAA4 NMAA5 NMAA6 NMAA7 NMAA8 NMAA9 NMAA10 NMAA11 NMAA12 NMAA13
NDQMA#0 NDQMA#3 NDQMA#1 NDQMA#2
NDQSA0 NDQSA3 NDQSA1 NDQSA2
VR_VREF_1
NMRASA# NMCASA# NMWEA# NMCSA0#
NMCKEA
NMCSA1#
22U_1206_10V4Z
1
C437
2
1 1
NDQMA#[0..7]16 NDQSA[0..7]16 NMAA[0..13]16 NMDA[0..63]16
2 2
+2.6VS
12
R36 1K_0402_1%
12
R42 1K_0402_1%
1
2
3 3
C30
12
470P_0402_50V7K
NDQMA#[0..7] NDQSA[0..7] NMAA[0..13] NMDA[0..63]
(20mil) (20mil)
C33
0.1U_0402_16V4Z
R40 56.2_0402_1% R41 56.2_0402_1%
NMCLKA0#16 NMCLKA1#16
0.1U_0402_16V4Z
NMRASA#16 NMCASA#16 NMWEA#16 NMCSA0#16
NMCKEA16
NMCLKA0
12 12
NMCLKA0#
NMCSA1#16
As close as ppossible to related pin
0.1U_0402_16V4Z
1
C46
2
1
C56
2
0.1U_0402_16V4Z
B11
U34
VSSQB4VSSQ
N5
A0
N6
A1
M6
A2
N7
A3
N8
A4
M9
A5
N9
A6
N10
A7
N11
A8/AP
M8
A9
L6
A10
M7
A11
N4
BA0
M5
BA1
B3
DM0
H12
DM1
H3
DM2
B12
DM3
B2
DQS0
H13
DQS1
H2
DQS2
B13
DQS3
N13
VREF
M13
MCL
L9
RFU1
M10
RFU2
M2
RAS#
L2
CAS#
L3
WE#
N2
CS#
N12
CKE
M11
CK
M12
CK#
C4
NC
C11
NC
H4
NC
H11
NC
L12
NC
L13
NC
M3
NC
M4
NC
N3
NC
E7
VSS
E8
VSS
E10
VSS
K6
VSS
K7
VSS
K8
VSS
K9
VSS
L5
VSS
L10
VSS
E5
VSS
1
2
D10
D11
VSSQD4VSSQD5VSSQD6VSSQD9VSSQ
VSS THF6VSS THF7VSS THF8VSS THF9VSS THG6VSS THG7VSS THG8VSS THG9VSS THH6VSS THH7VSS THH8VSS THH9VSS THJ6VSS THJ7VSS THJ8VSS TH
C36
VSSQ
VSSQE6VSSQE9VSSQF5VSSQ
1
C41
2
0.1U_0402_16V4Z
F10
G10
H10
J10
VSSQG5VSSQ
VSSQH5VSSQ
VSSQJ5VSSQ
DQ10 DQ11 DQ12 DQ13 DQ14 DQ15 DQ16 DQ17 DQ18 DQ19 DQ20 DQ21 DQ22 DQ23 DQ24 DQ25 DQ26 DQ27 DQ28 DQ29 DQ30 DQ31
VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ
J9
DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 DQ8 DQ9
VDD VDD VDD VDD VDD VDD VDD VDD
0.1U_0402_16V4Z
1
C47
2
1
2
K10
VSSQK5VSSQ
NMDA7
B7
NMDA6
C6
NMDA1
B6
NMDA0
B5
NMDA3
C2
NMDA4
D3
NMDA2
D2
NMDA5
E2
NMDA31
K13
NMDA29
K12
NMDA28
J13
NMDA24
J12
NMDA30
G13
NMDA26
G12
NMDA27
F13
NMDA25
F12
NMDA10
F3
NMDA9
F2
NMDA11
G3
NMDA12
G2
NMDA8
J3
NMDA15
J2
NMDA13
K2
NMDA14
K3
NMDA23
E13
NMDA20
D13
NMDA22
D12
NMDA21
C13
NMDA18
B10
NMDA17
B9
NMDA19
C9
NMDA16
B8
C3 C5 C7 C8 C10 C12 E3 E12 F4 F11 G4 G11 J4 J11 K4 K11
D7 D8 E4 E11 L4 L7 L8 L11
K4D263238E-GC36_FBGA144
22U_1206_10V4Z
1
C53
0.1U_0402_16V4Z
+2.6VS
12
R35 1K_0402_1%
12
R39 1K_0402_1%
C31
470P_0402_50V7K
+2.6VS +2.6VS
1
C32
0.1U_0402_16V4Z
2
NMCLKA116NMCLKA016
12
R37 56.2_0402_1% R38 56.2_0402_1%
C434
2
0.1U_0402_16V4Z
NMCLKA1
12 12
NMCLKA1#
Closed to VRAMClosed to VRAM
1
C38
2
0.1U_0402_16V4Z
1
C48
2
NMAA0 NMAA1 NMAA2 NMAA3 NMAA4 NMAA5 NMAA6 NMAA7 NMAA8 NMAA9 NMAA10 NMAA11 NMAA12 NMAA13
NDQMA#4 NDQMA#6 NDQMA#5 NDQMA#7
NDQSA4 NDQSA6 NDQSA5 NDQSA7
VR_VREF_2
NMRASA# NMCASA# NMWEA# NMCSA0#
NMCKEA
NMCSA1#
0.1U_0402_16V4Z
U33
N5 N6
M6
N7 N8
M9
N9 N10 N11
M8
L6
M7
N4
M5
B3 H12
H3 B12
B2 H13
H2 B13
N13
M13
L9
M10
M2
L2
L3
N2 N12
M11 M12
C4 C11
H4 H11
L12 L13
M3 M4
N3
E7
E8 E10
K6
K7
K8
K9
L5
L10
E5
0.1U_0402_16V4Z
1
2
A0 A1 A2 A3 A4 A5 A6 A7 A8/AP A9 A10 A11 BA0 BA1
DM0 DM1 DM2 DM3
DQS0 DQS1 DQS2 DQS3
VREF MCL RFU1 RFU2
RAS# CAS# WE# CS#
C57
B11
VSSQB4VSSQ
1
2
D10
D11
VSSQD4VSSQD5VSSQD6VSSQD9VSSQ
C54
VSSQ
VSSQE6VSSQE9VSSQF5VSSQ
0.1U_0402_16V4Z
F10
G10
VSSQG5VSSQ
CKE CK
CK# NC
NC NC NC NC NC NC NC NC
VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS
VSS THF6VSS THF7VSS THF8VSS THF9VSS THG6VSS THG7VSS THG8VSS THG9VSS THH6VSS THH7VSS THH8VSS THH9VSS THJ6VSS THJ7VSS THJ8VSS TH
0.1U_0402_16V4Z
1
C49
2
H10
VSSQH5VSSQ
1
2
J10
K10
VSSQJ5VSSQ
VSSQK5VSSQ
B7
DQ0
C6
DQ1
B6
DQ2
B5
DQ3
C2
DQ4
D3
DQ5
D2
DQ6
E2
DQ7
K13
DQ8
K12
DQ9
J13
DQ10
J12
DQ11
G13
DQ12
G12
DQ13
F13
DQ14
F12
DQ15
F3
DQ16
F2
DQ17
G3
DQ18
G2
DQ19
J3
DQ20
J2
DQ21
K2
DQ22
K3
DQ23
E13
DQ24
D13
DQ25
D12
DQ26
C13
DQ27
B10
DQ28
B9
DQ29
C9
DQ30
B8
DQ31
C3
VDDQ
C5
VDDQ
C7
VDDQ
C8
VDDQ
C10
VDDQ
C12
VDDQ
E3
VDDQ
E12
VDDQ
F4
VDDQ
F11
VDDQ
G4
VDDQ
G11
VDDQ
J4
VDDQ
J11
VDDQ
K4
VDDQ
K11
VDDQ
D7
VDD
D8
VDD
E4
VDD
E11
VDD
L4
VDD
L7
VDD
L8
VDD
L11
VDD
K4D263238E-GC36_FBGA144
J9
C39
NMDA39 NMDA37 NMDA38 NMDA36 NMDA34 NMDA33 NMDA32 NMDA35 NMDA54 NMDA53 NMDA55 NMDA52 NMDA49 NMDA50
NMDA48
NMDA51 NMDA45 NMDA44 NMDA43 NMDA46 NMDA42 NMDA47 NMDA40 NMDA41 NMDA63 NMDA61 NMDA62 NMDA58 NMDA60 NMDA59 NMDA57 NMDA56
1
C37
0.1U_0402_16V4Z
2
4 4
Compal Electronics, Inc.
Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SE CRET INFO RMATI ON. THIS SHEET MAY NO T BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
A
B
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
C
D
GRAPHIC DDR CHANNEL A
Size Document Number Rev
Custom
ECQ60 LA-2271
Date: Sheet
19 54Monday, August 09, 2004
E
of
Page 20
A
B
C
D
E
+2.6VS +2.6VS
22U_1206_10V4Z
1
C468
2
1 1
NDQMB#[0..7]16 NDQSB[0..7]16
NMAB[0..13]16 NMDB[0..63]16
2 2
+2.6VS
12
R121 1K_0402_1%
12
R124 1K_0402_1%
3 3
C95
470P_0402_50V7K
1
2
12
NMCLKB0#16
(20mil)
C123
0.1U_0402_16V4Z
NMCLKB016
R114 56.2_0402_1% R117 56.2_0402_1%
NDQMB#[0..7] NDQSB[0..7] NMAB[0..13] NMDB[0..63]
NMCLKB0
12 12
NMCLKB0#
NMRASB#16 NMCASB#16 NMWEB#16 NMCSB0#16
NMCKEB16
NMCSB1#16
0.1U_0402_16V4Z
Closed to VRAM Closed to VRAM
As close as ppossible to related pin
D10
1
2
D11
VSSQ
0.1U_0402_16V4Z
C87
F10
VSSQE6VSSQE9VSSQF5VSSQ
G10
VSSQG5VSSQ
1
2
NMAB0 NMAB1 NMAB2 NMAB3 NMAB4 NMAB5 NMAB6 NMAB7 NMAB8 NMAB9 NMAB10 NMAB11 NMAB12 NMAB13
NDQMB#0 NDQMB#3 NDQMB#1 NDQMB#2
NDQSB0 NDQSB3 NDQSB1 NDQSB2
VR_VREF_3
NMRASB# NMCASB# NMWEB# NMCSB0#
NMCKEB
NMCSB1#
0.1U_0402_16V4Z
C85
U38
N5 N6
M6
N7 N8
M9
N9 N10 N11
M8 M7
N4
M5
B3 H12
H3
B12
B2 H13
H2
B13
N13 M13
M10
M2
N2 N12 M11
M12
C4 C11
H4 H11
L12 L13
M3 M4
N3
E7
E8
E10
K6
K7
K8
K9
L10
E5
1
C86
2
0.1U_0402_16V4Z
B11
VSSQB4VSSQ
VSSQD4VSSQD5VSSQD6VSSQD9VSSQ
A0 A1 A2 A3 A4 A5 A6 A7 A8/AP A9
L6
A10 A11 BA0 BA1
DM0 DM1 DM2 DM3
DQS0 DQS1 DQS2 DQS3
VREF MCL
L9
RFU1 RFU2
RAS#
L2
CAS#
L3
WE# CS#
CKE CK
CK# NC
NC NC NC NC NC NC NC NC
VSS VSS VSS VSS VSS VSS VSS
L5
VSS VSS VSS
VSS THF6VSS THF7VSS THF8VSS THF9VSS THG6VSS THG7VSS THG8VSS THG9VSS THH6VSS THH7VSS THH8VSS THH9VSS THJ6VSS THJ7VSS THJ8VSS TH
1
C97
2
H10
VSSQH5VSSQ
1
2
0.1U_0402_16V4Z
J10
K10
VSSQJ5VSSQ
VSSQK5VSSQ
B7
DQ0
C6
DQ1
B6
DQ2
B5
DQ3
C2
DQ4
D3
DQ5
D2
DQ6
E2
DQ7
K13
DQ8
K12
DQ9
J13
DQ10
J12
DQ11
G13
DQ12
G12
DQ13
F13
DQ14
F12
DQ15
F3
DQ16
F2
DQ17
G3
DQ18
G2
DQ19
J3
DQ20
J2
DQ21
K2
DQ22
K3
DQ23
E13
DQ24
D13
DQ25
D12
DQ26
C13
DQ27
B10
DQ28
B9
DQ29
C9
DQ30
B8
DQ31
C3
VDDQ
C5
VDDQ
C7
VDDQ
C8
VDDQ
C10
VDDQ
C12
VDDQ
E3
VDDQ
E12
VDDQ
F4
VDDQ
F11
VDDQ
G4
VDDQ
G11
VDDQ
J4
VDDQ
J11
VDDQ
K4
VDDQ
K11
VDDQ
D7
VDD
D8
VDD
E4
VDD
E11
VDD
L4
VDD
L7
VDD
L8
VDD
L11
VDD
K4D263238E-GC36_FBGA144
J9
0.1U_0402_16V4Z
C104
NMDB3 NMDB4 NMDB5 NMDB1 NMDB6 NMDB2 NMDB7 NMDB0 NMDB29 NMDB26 NMDB24 NMDB31 NMDB30 NMDB28 NMDB27 NMDB25 NMDB14 NMDB15 NMDB13 NMDB12 NMDB11 NMDB10 NMDB8 NMDB9 NMDB23 NMDB22 NMDB21 NMDB20 NMDB19 NMDB18 NMDB17 NMDB16
0.1U_0402_16V4Z
D10
D11
VSSQ
1
C188
2
F10
VSSQE6VSSQE9VSSQF5VSSQ
0.1U_0402_16V4Z
G10
H10
VSSQG5VSSQ
VSSQH5VSSQ
VSSQJ5VSSQ
1
2
J10
DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 DQ8
DQ9 DQ10 DQ11 DQ12 DQ13 DQ14 DQ15 DQ16 DQ17 DQ18 DQ19 DQ20 DQ21 DQ22 DQ23 DQ24 DQ25 DQ26 DQ27 DQ28 DQ29 DQ30 DQ31
VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
J9
C179
VSSQK5VSSQ
K4D263238E-GC36_FBGA144
1
C200
2
VSSQD4VSSQD5VSSQD6VSSQD9VSSQ
VSS THF6VSS THF7VSS THF8VSS THF9VSS THG6VSS THG7VSS THG8VSS THG9VSS THH6VSS THH7VSS THH8VSS THH9VSS THJ6VSS THJ7VSS THJ8VSS TH
0.1U_0402_16V4Z
K10
B7 C6 B6 B5 C2 D3 D2 E2 K13 K12 J13 J12 G13 G12 F13 F12 F3 F2 G3 G2 J3 J2 K2 K3 E13 D13 D12 C13 B10 B9 C9 B8
C3 C5 C7 C8 C10 C12 E3 E12 F4 F11 G4 G11 J4 J11 K4 K11
D7 D8 E4 E11 L4 L7 L8 L11
1
C178
2
NMDB38 NMDB36 NMDB39 NMDB37 NMDB35 NMDB34 NMDB33 NMDB32 NMDB63 NMDB62 NMDB60 NMDB61 NMDB59 NMDB57 NMDB58 NMDB56 NMDB46 NMDB47 NMDB44 NMDB45 NMDB43 NMDB42 NMDB40 NMDB41 NMDB52 NMDB54 NMDB53 NMDB55 NMDB50 NMDB48 NMDB51 NMDB49
1
C187
0.1U_0402_16V4Z
2
+2.6VS
1
C198
2
0.1U_0402_16V4Z
1
C199
2
U40
0.1U_0402_16V4Z
B11
22U_1206_10V4Z
1
C103
2
1
C96
0.1U_0402_16V4Z
2
1
C546
2
0.1U_0402_16V4Z
VSSQB4VSSQ
+2.6VS
+2.6VS
470P_0402_50V7K
12
R173 1K_0402_1%
12
R169 1K_0402_1%
C190
12
NMCLKB116
R161 56.2_0402_1% R158 56.2_0402_1%
NMCLKB1#16
(20mil)
1
C205
0.1U_0402_16V4Z
2
NMCLKB1
NMCLKB1#
NMAB0 NMAB1 NMAB2 NMAB3 NMAB4 NMAB5 NMAB6 NMAB7 NMAB8 NMAB9 NMAB10 NMAB11 NMAB12 NMAB13
NDQMB#4 NDQMB#7 NDQMB#5 NDQMB#6
NDQSB4 NDQSB7 NDQSB5 NDQSB6
VR_VREF_4
NMRASB# NMCASB# NMWEB# NMCSB0#
NMCKEB
12 12
NMCSB1#
N10 N11
H12 B12
H13 B13 N13
M13 M10
N12
M11 M12
C11 H11
E10
N5
A0
N6
A1
M6
A2
N7
A3
N8
A4
M9
A5
N9
A6 A7 A8/AP
M8
A9
L6
A10
M7
A11
N4
BA0
M5
BA1
B3
DM0 DM1
H3
DM2 DM3
B2
DQS0 DQS1
H2
DQS2 DQS3
VREF MCL
L9
RFU1 RFU2
M2
RAS#
L2
CAS#
L3
WE#
N2
CS# CKE CK
CK#
C4
NC NC
H4
NC NC
L12
NC
L13
NC
M3
NC
M4
NC
N3
NC
E7
VSS
E8
VSS VSS
K6
VSS
K7
VSS
K8
VSS
K9
VSS
L5
VSS
L10
VSS
E5
VSS
4 4
Compal Electronics, Inc.
Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SE CRET INFO RMATI ON. THIS SHEET MAY NO T BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
A
B
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
C
D
GRAPHIC DDR CHANNEL B
Size Document Number Rev
Custom
ECQ60 LA-2271
Date: Sheet
20 54Monday, August 09, 2004
E
of
Page 21
A
B
C
D
E
1 1
+LCDVDD
12
R386 300_0402_5%
1 2
R384 @0_0402_5%
+3VS
5
U30
1
ENVDD15
PLTRST#7,15,23,27,30,35,37
2 2
P
IN1
4
O
2
IN2
G
SN74AHC1G08DCKR_SC70
3
13
D
S
LCDVDD_EN
12
2
G
Q37 2N7002_SOT23
R385 10K_0402_5%
2
G
+5VALW
1 2
13
R1 100K_0402_5%
D
Q36 2N7002_SOT23
S
2N7002_SOT23
Q1
+12VALW
2
G
R2 100K_0402_5%
1 2
13
D
S
12
R3
200K_0402_5%
AO3402_SOT23
1
C4
0.1U_0402_16V4Z
2
Q4
2
G
+3VS
13
D
S
1
C11
0.1U_0402_16V4Z
2
1
C3
4.7U_0805_10V4Z
2
+LCDVDD
1
2
C10
4.7U_0805_10V4Z
LVDS Conn.
JP1
1
1
2
2
3 4 5 6 7
BKOFF#37
ENBKL15,37
3 4 5 6 7
ACES_85204-0700
ENBKL
D14
RB751V_SOD323
21
D13 @RB751V_SOD323
21
+3VS
R387 10K_0402_5%
1 2
DISPOFF#
1
C431 220P_0402_50V7K
2
B+
(CHB2012U170_0805)
L2 0_0805_5%
1 2 1 2
L1 0_0805_5%
3 3
DAC_BRIG37
INVT_PWM37
DISPOFF#
INVPWR_B+
(CHB2012U170_0805)
B+
1
C2
0.1U_0603_50V4Z
2
1
C1 10U_1210_35V4Z
2
+LCDVDD
+LCDVDD
I2C_CLK15 I2C_DAT15
+3VS
TXOUT0-15 TXOUT0+15 TXOUT1-15 TXOUT1+15 TXOUT2-15 TXOUT2+15 TXCLK-15 TXCLK+15
TZOUT0-15 TZOUT0+15 TZOUT1-15 TZOUT1+15 TZOUT2-15 TZOUT2+15 TZCLK-15 TZCLK+15
(Panel VCC)40mil (EDID VCC)
(Panel VCC)40mil
JP2
1
1
2
2
3
3
4
4
5
5
6
6
7
7
8
8
9
9
10
10
11
11
12
12
13
13
14
14
15
15
16
16
17
17
18
18
19
19
20
20
21
21
22
22
ACES_87213-2200
4 4
Compal Electronics, Inc.
Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SE CRET INFO RMATI ON. THIS SHEET MAY NO T BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
A
B
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
C
D
LVDS CONNECTOR
Size Document Number Rev
Custom
ECQ60 LA-2271
Date: Sheet
21 54Monday, August 09, 2004
E
of
Page 22
A
B
C
D
E
CRT, TV-OUT CONNECTOR
TV-OUT Conn.
1 1
L8
LUMA15
CRMA15
COMPS15
R28
2 2
12
R29
75_0402_1%
12
R27
75_0402_1%
12
C26
75_0402_1%
1
2
82P_0402_50V8J
C27
82P_0402_50V8J
1
C25
2
1 2
FBM-11-160808-121-T_0603
1 2
FBM-11-160808-121-T_0603
1 2
FBM-11-160808-121-T_0603
1
2
82P_0402_50V8J
L10
L9
@DAN217_SC59
1
2
3
1
C13 82P_0402_50V8J
2
D2
@DAN217_SC59
1
2
3
LUMA_1 CRMA_1 COMPS_1
1
C14 82P_0402_50V8J
2
D3
@DAN217_SC59
1
2
3
1
C12 82P_0402_50V8J
2
D1
+3VS
JP14
3 6 7 5 2 4 1 8 9
SUYIN_030107FR007SX08FU
4. Y (luminance+sync)
6. C (crominance)
CRT Conn.
+5VS
@DAN217_SC59
1
2
3
M_SEN15,37
R15
3 3
4 4
G15
B15
75_0402_1%
1 2
C22
0.1U_0402_16V4Z
DAC1_HSYNC15
SN74AHCT1G125GW_SOT353-5
DAC1_VSYNC15
R391
12
12
75_0402_1%
U2
75_0402_1%
12
R389
R390
18P_0402_50V8K
+CRT_VCC
1
5
P
A2Y
G
3
1
C20
2
18P_0402_50V8K
4
OE#
C23
0.1U_0402_16V4Z
1
C19
2
18P_0402_50V8K
DAC1_HSYNC_1
+CRT_VCC
1 2
1 2
L5
FCM2012C-800_0805
1 2
L6
FCM2012C-800_0805
1 2
L7
FCM2012C-800_0805
1
C18
2
1
5
P
4
OE#
A2Y
U3
G
SN74AHCT1G125GW_SOT353-5
3
1
C430 15P_0402_50V8J
2
R388 1K_0402_5%
1 2
DAC1_VSYNC_1
D17
CRT_R
CRT_G
CRT_B
1 2
L3
1 2
L4
@DAN217_SC59
1
2
15P_0402_50V8J
0_0603_5%
0_0603_5%
C429
1
2
3
1
2
@DAN217_SC59
D16
1
C428 15P_0402_50V8J
2
DAC1_HSYNC_2
C6 @68P_0402_50V8K
1
D15
2
3
DAC1_VSYNC_2
1
C7 @68P_0402_50V8K
2
+3VS
D18
2 1
RB491D_SOT23
1
2
220P_0402_50V7K
1A_6VDC_MINISMDC110
C8 100P_0402_50V8K
+CRT_VCC+R_CRT_VCC
F1
21
1
C427
0.1U_0402_16V4Z
2
+CRT_VCC
1
1
2
C9 220P_0402_50V7K
2
C5
JP13
6
11
1 7
12
2 8
13
3 9
14
4 10 15
5
TYCO_1470801-1
DDC_DATA_1
DDC_CLK_1
+CRT_VCC
1 2
R5
4.7K_0402_5%
R4
4.7K_0402_5%
1 2
2N7002_SOT23
+3VS+CRT_VCC +3VS
1 2 2
1 3
D
Q2
2N7002_SOT23
R6 10K_0402_5%
G
S
1 3
D
Q3
2
+3VS
G
S
R8
4.7K_0402_5%
1 2
R7
4.7K_0402_5%
1 2
DDC_DATA 15
DDC_CLK 15
Compal Electronics, Inc.
Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SE CRET INFO RMATI ON. THIS SHEET MAY NO T BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
A
B
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
C
D
CRT, TV-OUT CONNECTOR
Size Document Number Rev
Custom
ECQ60 LA-2271
Date: Sheet
22 54Monday, August 09, 2004
E
of
Page 23
A
B
C
D
E
PCI_AD[0..31]28,30,31,33
1 1
2 2
3 3
+3VS
RP56
1 8 2 7 3 6 4 5
8.2K_1206_8P4R_5%
RP55
1 8 2 7 3 6 4 5
8.2K_1206_8P4R_5%
RP57
1 8 2 7 3 6 4 5
8.2K_1206_8P4R_5%
RP61
1 8 2 7 3 6 4 5
8.2K_1206_8P4R_5%
RP59
1 8 2 7 3 6 4 5
8.2K_1206_8P4R_5%
1 2
R453 8.2K_0402_5%
1 2
R458 8.2K_0402_5%
1 2
R466 8.2K_0402_5%
PCI_PIRQD# PCI_REQ#2 PCI_REQ#0 PCI_STOP#
PCI_TRDY# PCI_FRAME# PCI_SERR# PCI_PERR#
PCI_PIRQA# PCI_PIRQH# PCI_PIRQC# PCI_PIRQB#
PCI_PIRQG# PCI_PIRQF# PCI_REQ#3 PCI_PIRQE#
PCI_IRDY# PCI_DEVSEL# PCI_REQ#1 PCI_PLOCK#
PCI_REQ#4 PCI_REQ#5 PCI_REQ#6
PCI_FRAME#28,30,31,33
PCI_PIRQA#28
T11PAD
PCI_AD0 PCI_AD1 PCI_AD2 PCI_AD3 PCI_AD4 PCI_AD5 PCI_AD6 PCI_AD7 PCI_AD8 PCI_AD9 PCI_AD10 PCI_AD11 PCI_AD12 PCI_AD13 PCI_AD14 PCI_AD15 PCI_AD16 PCI_AD17 PCI_AD18 PCI_AD19 PCI_AD20 PCI_AD21 PCI_AD22 PCI_AD23 PCI_AD24 PCI_AD25 PCI_AD26 PCI_AD27 PCI_AD28 PCI_AD29 PCI_AD30 PCI_AD31
PCI_FRAME#
PCI_PIRQA# PCI_PIRQB# PCI_PIRQC# PCI_PIRQD#
(Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3)
(Vcc3_3)
(Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3)
(Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3)
(VccSus3_3)
U21B
E2
AD[0]
E5
AD[1]
C2
AD[2]
F5
AD[3]
F3
AD[4]
E9
AD[5]
F2
AD[6]
D6
AD[7]
E6
AD[8]
D3
AD[9]
A2
AD[10]
D2
AD[11]
D5
AD[12]
H3
AD[13]
B4
AD[14]
J5
AD[15]
K2
AD[16]
K5
AD[17]
D4
AD[18]
L6
AD[19]
G3
AD[20]
H4
AD[21]
H2
AD[22]
H5
AD[23]
B3
AD[24]
M6
AD[25]
B2
AD[26]
K6
AD[27]
K3
AD[28]
A5
AD[29]
L1
AD[30]
K4
AD[31]
J3
FRAME#
Interrupt I/F
N2
PIRQ[A]#
L2
PIRQ[B]#
M1
PIRQ[C]#
L3
PIRQ[D]#
AC5
SATA[1]RXN
AD5
SATA[1]RXP
AF4
SATA[1]TXN
AG4
SATA[1]TXP
AC9
SATA[3]RXN
AD9
SATA[3]RXP
AF8
SATA[3]TXN
AG8
SATA[3]TXP
U3
TP[3]/RSVD[9]
82801FB_BGA609
PCI
REQ[4]#/GPI[40]
GNT[4]#/GPO[48]
REQ[5]#/GPI[1]
GNT[5]#/GPO[17]
REQ[6]#/GPI[0]
GNT[6]#/GPO[16]
DEVSEL#
PLTRST#
PIRQ[E]#/GPI[2] PIRQ[F]#/GPI[3]
PIRQ[G]#GPI[4]
PIRQ[H]#/GPI[5]
RESERVED
REQ[0]# GNT[0]# REQ[1]# GNT[1]# REQ[2]# GNT[2]# REQ[3]# GNT[3]#
C/BE[0]# C/BE[1]# C/BE[2]# C/BE[3]#
IRDY#
PAR
PCIRST#
PERR#
PLOCK#
SERR# STOP# TRDY#
PCICLK
PME#
L5 C1 B5 B6 M5 F1 B8 C8 F7 E7 E8 F6 B7
(Vcc3_3)
D8 J6
H6 G4 G2
A3 E1 R2 C3 E3 C5 G5 J1 J2
(VccSus3_3)
R5 G6
(VccSus3_3)
P6
D9 C7 C6 M3
PCI_REQ#0 PCI_GNT#0 PCI_REQ#1 PCI_GNT#1 PCI_REQ#2 PCI_GNT#2 PCI_REQ#3 PCI_GNT#3 PCI_REQ#4
PCI_REQ#5 PCI_GNT5# PCI_REQ#6
PCI_C/BE#0 PCI_C/BE#1 PCI_C/BE#2 PCI_C/BE#3
PCI_IRDY# PCI_PAR PCIRST# PCI_DEVSEL# PCI_PERR# PCI_PLOCK# PCI_SERR# PCI_STOP# PCI_TRDY#
R526 56_0402_5%
CLK_PCI_ICH
PCI_PIRQE# PCI_PIRQF# PCI_PIRQG# PCI_PIRQH#
(Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3)
(Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3)
(Vcc3_3) (Vcc3_3) (VccSus3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3)
1 2
(Vcc3_3)
(Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3)
PCI_REQ#0 30
PCI_GNT#0 30
PCI_REQ#1 33
PCI_GNT#1 33
PCI_REQ#2 28
PCI_GNT#2 28
PCI_REQ#3 31
PCI_GNT#3 31
PCI_C/BE#0 28,30,31,33 PCI_C/BE#1 28,30,31,33 PCI_C/BE#2 28,30,31,33 PCI_C/BE#3 28,30,31,33
PCI_IRDY# 28,30,31,33 PCI_PAR 2 8 ,30,31,33 PCIRST# 28,30,31,33,38 PCI_DEVSEL# 28, 30,31,33 PCI_PERR # 28,30,31,33
PCI_SERR # 28,30,31,33 PCI_STOP# 28,30,31,33 PCI_T R D Y # 28,30,31,33
PLTRST#
CLK_PCI_ICH 14
PCI_PIRQE# 30 PCI_PIRQF# 31 PCI_PIRQG# 33 PCI_PIRQH# 33
PLTRST# 7,15,21,27,30,35,37
PLTRST#
C666
100P_0402_50V8K
1
2
Internal Pull-up. Sample high destination is LPC.
PCI_GNT5#
12
R448 @0_0402_5%
Place closely pin G6
CLK_PCI_ICH
R451
@10_0402_5%
1 2 1
C593
@10P_0402_50V8K
4 4
Compal Electronics, Inc.
Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SE CRET INFO RMATI ON. THIS SHEET MAY NO T BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
A
B
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
C
D
ICH6(1/4)
Size Document Number Rev
Custom
ECQ60 LA-2271
Date: Sheet
2
23 54Monday, August 09, 2004
E
of
Page 24
A
B
C
D
E
+RTCVCC
12
R433 1M_0402_5%
1 1
INTRUDER#
+RTCVCC
Place closely pin C10
ICH_AC_BITCLK
12
R468 @10_0402_5%
1
C610 @10P_0402_50V8K
2
2 2
ICH_RST_AUDIO#41
ICH_SDOUT_AUDIO41
3 3
1 2
R312 33_0402_5%
1 2
R323 33_0402_5%
1 2
R317 33_0402_5%
ICH_AC_SYNC_R
ICH_AC_RST_R#
ICH_AC_SDOUT_R
+3VS
R477 8.2K_0402_5%
R515 4.7K_0402_5%
C320
10P_0402_50V8K
12
32.768KHZ_12.5P_1TJS125DJ2A073
C322
10P_0402_50V8K
R430 180K_0402_5% J3
2 1
JUMP_43X79
C578 0.1U_0402_16V4Z
12
1 2
12
2 3
INTVRMEN HIGH
ENABL E INTEGRAT ED VC CS US 1.5 VR M
LOW
DISABLE INTEGRATED VCCSUS1.5 VRM
ICH_AC_BITCLK36,41
ICH_SYNC_MDC36ICH_SYNC_AUDIO41 ICH_RST_MDC#36
ICH_AC_SDIN041 ICH_AC_SDIN136
ICH_SDOUT_MDC36
IDE_IRQ
12
IDE_DIORDY
12
ICH_RTCX1
NC NC
CLK_PCIE_SATA#14
CLK_PCIE_SATA14
OUT
+RTCVCC
(Vcc3_3) (Vcc3_3)
(VccSus3_3)
(VccSus3_3) (VccSus3_3)
(Vcc3_3)
4
ICH_RTCRST#
1 2
R440 330K_0402_5%
1 2
R311 33_0402_5%
1 2
R322 33_0402_5%
1 2
R316 33_0402_5%
1 2
ICH_RTCX2
CLK_PCIE_SATA# CLK_PCIE_SATA
1
IN
SATARBIAS Length no longer than 200mil
IDE_DIORDY27
IDE_IRQ27 IDE_DDACK#27 IDE_DIOW#27 IDE_DIOR#27
R256
10M_0402_5%
INTRUDER# INTVRMEN
ICH_AC_BITCLK ICH_AC_SYNC_R
ICH_AC_RST_R# ICH_AC_SDIN0
ICH_AC_SDIN1
ICH_AC_SDOUT_R
SATARBIAS
R470
24.9_0402_1%
IDE_DIORDY IDE_IRQ IDE_DDACK# IDE_DIOW# IDE_DIOR#
12
(VccSus3_3) (VccSus3_3) (VccSus3_3) (VccSus3_3)
(VccSus3_3) (VccSus3_3) (VccSus3_3)
(VccSus3_3) (VccSus3_3)
(VccSus3_3) (VccSus3_3) (VccSus3_3)
(VccSus3_3)
(VccRTC) (VccRTC)
(VccRTC)
(Vcc3_3)
(Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3)
(Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3)
(Vcc3_3) (Vcc3_3)
(Vcc3_3) (Vcc3_3)
(Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3)
U21A
Y1
Y2 AA2 AA3
AA5
D12 B12 D11
F13
F12 B11 E12
E11 C13
C12 C11 E13
C10
B9
A10
F11
F10 B10
C9
AC19
AE3
AD3 AG2
AF2
AD7 AC7
AF6
AG6 AC2
AC1
AG11
AF11
AF16 AB16 AB15 AC14 AE16
82801FB_BGA609
RTCX1 RTCX2
RTCRST# INTRUDER#
INTVRMEN
EE_CS EE_SHCLK EE_DOUT EE_DIN
LAN_CLK LAN_RSTSYNC LANRXD[0]
LANRXD[1] LANRXD[2]
LANTXD[0] LANTXD[1] LANTXD[2]
ACZ_BIT_CLK ACZ_SYNC
ACZ_RST# ACZ_SDIN[0]
ACZ_SDIN[1] ACZ_SDIN[2]
ACZ_SDO
SATALED#
SATA[0]RXN SATA[0]RXP SATA[0]TXN SATA[0]TXP
SATA[2]RXN SATA[2]RXP SATA[2]TXN SATA[2]TXP
SATA_CLKN SATA_CLKP
SATARBIAS# SATARBIAS
IORDY IDEIRQ DDACK# DIOW# DIOR#
RTC
LAD[0]/FWH[0] LAD[1]/FWH[1] LAD[2]/FWH[2] LAD[3]/FWH[3]
LPC
LDRQ[0]#
LDRQ[1]#/GPI[41]
LFRAME#/FWH[4]
LAN
A20GATE
A20M#
CPUSLP#
CPU
TP[4]
/TP[2]
FERR#
CPUPWRGD/GPO[49]
IGNNE#
INIT3_3V#
INIT# INTR
AC-97/AZALIA
RCIN#
SMI#
STPCLK#
THRMTRIP#
DA[0] DA[1] DA[2]
DCS1# DCS3#
SATA
DD[0] DD[1]
IDE
DD[2] DD[3] DD[4] DD[5] DD[6] DD[7] DD[8]
DD[9] DD[10] DD[11] DD[12] DD[13] DD[14] DD[15]
DDREQ
NMI
P2 N3 N5 N4
N6 P4
P3
AF22 AF23
AE27 AE24
AD27 AF24 AG25 AG26
AE22 AF27 AG24
AD23 AF25
AG27 AE26 AE23
AC16 AB17 AC17
AD16 AE17
AD14 AF15 AF14 AD12 AE14 AC11 AD11 AB11 AE13 AF13 AB12 AB13 AC13 AE15 AG15 AD13
AB14
LPC_AD0 LPC_AD1 LPC_AD2 LPC_AD3
(Vcc3_3)
LPC_DRQ#1 LPC_FRAME#
(Vcc3_3) (V_CPU_IO)
(V_CPU_IO)
(V_CPU_IO)
H_FERR#
(V_CPU_IO) (V_CPU_IO)
(Vcc3_3) (V_CPU_IO) (V_CPU_IO)
(Vcc3_3) (V_CPU_IO)
(V_CPU_IO) (V_CPU_IO)
H_THERMTRIP#
(V_CPU_IO)
IDE_DA0 IDE_DA1 IDE_DA2
IDE_DCS1# IDE_DCS3#
IDE_DD0 IDE_DD1 IDE_DD2 IDE_DD3 IDE_DD4 IDE_DD5 IDE_DD6 IDE_DD7 IDE_DD8 IDE_DD9 IDE_DD10 IDE_DD11 IDE_DD12 IDE_DD13 IDE_DD14 IDE_DD15
IDE_DDREQ
(Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3)
(Vcc3_3)
(Vcc3_3)
(Vcc3_3) (Vcc3_3) (Vcc3_3)
(Vcc3_3) (Vcc3_3)
(Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3)
(Vcc3_3)
LPC_AD0 35,37,38 LPC_AD1 35,37,38 LPC_AD2 35,37,38 LPC_AD3 35,37,38
LPC_DRQ#1 35
LPC_FRAME# 35,37,38
EC_GA20 37 H_A20M# 5
H_CPUSLP# 5
H_FERR# 5 H_PWRGD 5 H_IGNNE# 5 H_INIT# 5
H_INTR 5
RCIN#
H_NMI 5 H_SMI# 5
H_STPCLK# 5
H_THERMTRIP# 5
IDE_DA[0..2] 27
IDE_DCS1# 27 IDE_DCS3# 27
IDE_DD[0..15] 27
+V_FSB_VTT
IDE_DDREQ 27
CLOSED T O ICH 6
R528 10K_0402_5%
D26 RB751V_SOD323
2004/05/29
R530 @330_0402_5%
C671 @1U_0603_10V6K
H_FERR#
H_THERMTRIP#
12
2 1
2004/05/29
12
12
H_THERMTRIP#
12
R495 62_0402_5%
12
R491 62_0402_5%
2004/05/26
1
C
2
B
E
3
+V_FSB_VTT
+3VS
EC_KBRST# 37
MAINPWON 45,46,48
Q49 @2SC2411K_SC59
4 4
Compal Electronics, Inc.
Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SE CRET INFO RMATI ON. THIS SHEET MAY NO T BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
A
B
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
C
D
ICH6(2/4)
Size Document Number Rev
Custom
ECQ60 LA-2271
Date: Sheet
24 54Monday, August 09, 2004
E
of
Page 25
A
1 1
B
C
D
E
+3VALW
R463
2.2K_0402_5%
ICH_SMBDATA14 ICH_SMBCLK14
2 2
+3VS
+3VALW
3 3
1 2
R487 10K_0402_5%
1 2
R482 10K_0402_5%
1 2
R428 10K_0402_5%
1 2
R478 10K_0402_5%
1 2
R484 10K_0402_5%
1 2
R490 10K_0402_5%
1 2
R429 10K_0402_5%
1 2
R460 10K_0402_5%
If PCI Express Port(s) will not be implemented on the platform: PETp/n[x] and PERp/n[x] signals may be left unconnected. Pull-up Wake# to VccSus3.3 via a 10KOhm resistor. Grantsdale Chipset Platform Design Guide REV1.0 REF. 14652 Page167
ICH_GPI6
ICH_GPI7
ICH_GPI12
SERIRQ
PM_CLKRUN#
ICH_VGATE
SYS_RESET#
ICH_PCIE_W AKE#
2004/06/02
PM_SLP_S5#37
4 4
+3VALW
12
12
R464
2.2K_0402_5%
12
R461
10K_0402_5%
EC_LID_OUT#37
R462
12
12
R465
10K_0402_5%
10K_0402_5%
LINKALERT# ICH_SMLINK0 ICH_SMLINK1 ICH_SMBDATA ICH_SMBCLK
2004/05/16
D25
RB751V_SOD323
EC_LID_OUT#
GPIO[25]
LOW ENABLE INTEGRATED VCC2_5 VRM
HIGH
DISABLE INTEGRATED VCC2_5 VRM
(PCI Express Wake Event)
+3VALW
5
U47
4
O
SLP_S4#
1
P
IN1
SLP_S5#
2
IN2
G
3
SN74AHC1G08DCKR_SC70
+3VS
10K_1206_8P4R_5%
21
R441 1K_0402_5%
VGATE51
CLK_ICH_14M14 CLK_ICH_48M14
+3VALW
EC_RSMRST#37
EC_SWI#37
4 5 3 6 2 7 1 8
RP62
ICH_SYNC#7
SPKR41
EC_SMI#37
ACIN37,45,48
EC_SCI#37
PLTRST_VGA#15
1 2
EC_FLASH#38 PM_CLKRUN#28,30,31,33,35,37
SERIRQ28,35,37
EC_THERM#37
PM_SLP_S3#37
SYS_PWROK7,39
PBTN_OUT#37
1 2
R493 0_0402_5%
T12PAD
R431 10K_0402_5%
1 2
R435 0_0402_5%
1 2
EC_SWI# SATA0GP
SATA1GP SATA2GP SATA3GP
ICH_SMBCLK ICH_SMBDATA LINKALERT# ICH_SMLINK0 ICH_SMLINK1 ICH_SYNC# SPKR
SYS_RESET# ICH_GPI6 ICH_GPI7
EC_SMI# ACIN ICH_GPI12
EC_SCI#
ICH_GPIO25
PM_CLKRUN#
ICH_PCIE_W AKE#
SERIRQ EC_THERM#
ICH_VGATE
CLK_ICH_48M ICH_SUSCLK PM_SLP_S3#
SLP_S4# SLP_S5#
T13PAD
PBTN_OUT#
EC_RSMRST#
(VccSus3_3)
(Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3)
(VccSus3_3) (VccSus3_3) (VccSus3_3) (VccSus3_3) (VccSus3_3) (Vcc3_3)
(Vcc3_3) (VccSus3_3) (VccSus3_3)
(Vcc3_3)
(Vcc3_3) (VccSus3_3)
(VccSus3_3)
(Vcc3_3) (VccSus3_3)
(Vcc3_3)
(Vcc3_3)
(Vcc3_3)
(Vcc3_3)
(Vcc3_3) (VccSus3_3) (VccSus3_3)
(VccSus3_3) (VccSus3_3)
(Vcc3_3)
(Vcc3_3)
(Vcc3_3) (VccSus3_3)
(Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3)
(Vcc3_3) (VccSus3_3) (VccSus3_3)
(VccSus3_3) (VccSus3_3)
(VccRTC)
TP1
(VccSus3_3)
TP0
(VccSus3_3)
(VccSus3_3)
LANRST#
(VccRTC)
12
T2
AF17 AE18 AF18 AG18
Y4
W5
Y5
W4
U6
AG21
F8
W3
U2 AD19 AE19
R1
W6
M2
R6 AC21 AB21 AD22
AD20 AD21
V3
P5
R3
T3 AF19 AF20 AC18
U5 AB20 AC20 AF21
E10 A27
V6
T4
T5
T6
AA1
AE20
V2
U1
V5
Y3
10K_0402_5%
R432
U21C
RI# SATA[0]GP/GPI[26]
SATA[1]GP/GPI[29] SATA[2]GP/GPI[30] SATA[3]GP/GPI[31]
SMBCLK SMBDATA LINKALERT# SMLINK[0] SMLINK[1] MCH_SYNC# SPKR
SUS_STAT#/LPCPD# SYS_RESET# GPI[6] GPI[7]
GPI[8] SMBALERT#/GPI[11] GPI[12]
GPI[13] GPO[18] GPO[19] GPO[20]
GPO[21] GPO[23]
GPIO[24] GPIO[25]
GPIO[27] GPIO[28] GPIO[32] GPIO[33] GPIO[34]
WAKE# SERIRQ THRM# VRMPWRGD CLK14 CLK48 SUSCLK SLP_S3#
SLP_S4# SLP_S5#
PWROK TP[1] TP[0] PWRBTN# LAN_RST# RSMRST#
82801FB_BGA609
GPIO
CLOCK
POWER MGT
PERn[1] PERp[1] PETn[1] PETp[1]
PERn[2] PERp[2] PETn[2] PETp[2]
PERn[3] PERp[3] PETn[3] PETp[3]
PERn[4] PERp[4]
PCI-EXPRESSDIRECT MEDIA INTERFACE
PETn[4] PETp[4]
DMI[0]RXN DMI[0]RXP DMI[0]TXN DMI[0]TXP
DMI[1]RXN DMI[1]RXP DMI[1]TXN DMI[1]TXP
DMI[2]RXN DMI[2]RXP DMI[2]TXN DMI[2]TXP
DMI[3]RXN DMI[3]RXP DMI[3]TXN DMI[3]TXP
DMI_CLKN DMI_CLKP
DMI_ZCOMP
DMI_IRCOMP
OC[4]#/GPI[9] OC[5]#/GPI[10] OC[6]#/GPI[14] OC[7]#/GPI[15]
OC[0]# OC[1]# OC[2]# OC[3]#
USBP[0]N USBP[0]P USBP[1]N USBP[1]P USBP[2]N USBP[2]P USBP[3]N
USB
USBP[3]P USBP[4]N USBP[4]P USBP[5]N USBP[5]P USBP[6]N USBP[6]P USBP[7]N USBP[7]P
USBRBIAS#
USBRBIAS
H25 H24 G27 G26
K25 K24 J27 J26
M25 M24 L27 L26
P24 P23 N27 N26
T25 T24 R27 R26
V25 V24 U27 U26
Y25 Y24 W27 W26
AB24 AB23 AA27 AA26
AD25 AC25
F24 F23 C23
D23 C25 C24
C27 B27 B26 C26
C21 D21 A20 B20 D19 C19 A18 B18 E17 D17 B16 A16 C15 D15 A14 B14
A22 B22
TP_NC8 TP_NC9 TP_NC10 TP_NC11
(Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3)
(Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3)
(Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3)
DMI_RXN0 DMI_RXP0 DMI_TXN0 DMI_TXP0
DMI_RXN1 DMI_RXP1 DMI_TXN1 DMI_TXP1
DMI_RXN2 DMI_RXP2 DMI_TXN2 DMI_TXP2
DMI_RXN3 DMI_RXP3 DMI_TXN3 DMI_TXP3
CLK_PCIE_ICH# CLK_PCIE_ICH
DMI_IRCOMP USB_OC4#
USB_OC5# USB_OC6# USB_OC7#
USB_OC0# USB_OC1# USB_OC2# USB_OC3#CLK_ICH_14M
USBP0­USBP0+ USBP1­USBP1+ USBP2­USBP2+ USBP3­USBP3+ USBP4­USBP4+
USBP6­USBP6+ USBP7­USBP7+
(VccSus3_3) (VccSus3_3)
(VccSus3_3) (VccSus3_3) (VccSus3_3) (VccSus3_3) (VccSus3_3) (VccSus3_3) (VccSus3_3) (VccSus3_3) (VccSus3_3) (VccSus3_3) (VccSus3_3) (VccSus3_3) (VccSus3_3) (VccSus3_3) (VccSus3_3) (VccSus3_3)
USBRBIAS
T15 PAD
(Vcc3_3)
T14 PAD
(Vcc3_3)
T17 PAD
(Vcc3_3)
T16 PAD
(Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3)
(Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3)
(Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3)
(Vcc3_3) (Vcc3_3) (Vcc3_3) (Vcc3_3)
(Vcc3_3) (Vcc3_3)
1 2
R494 24.9_0402_1%
(VccSus3_3) (VccSus3_3) (VccSus3_3) (VccSus3_3)
(VccSus3_3) (VccSus3_3) (VccSus3_3) (VccSus3_3)
1 2
R485 22.6_0603_1%
(Vcc3_3)
USBRBIAS Length no longer than 200mil
DMI_RXN0 7 DMI_RXP0 7 DMI_TXN0 7 DMI_TXP0 7
DMI_RXN1 7 DMI_RXP1 7 DMI_TXN1 7 DMI_TXP1 7
DMI_RXN2 7 DMI_RXP2 7 DMI_TXN2 7 DMI_TXP2 7
DMI_RXN3 7 DMI_RXP3 7 DMI_TXN3 7 DMI_TXP3 7
USBP0- 34 USBP0+ 34 USBP1- 34 USBP1+ 34 USBP2- 34 USBP2+ 34 USBP3- 34 USBP3+ 34 USBP4- 34 USBP4+ 34
USBP6- 34 USBP6+ 34 USBP7- 40 USBP7+ 40
CLK_ICH_14M CLK_ICH_48M
12
R469 @10_0402_5%
1
C611 @10P_0402_50V8K
2
DMI Interface trace length maximum is 11 i nc h e d long.
CLK_PCIE_ICH# 14 CLK_PCIE_ICH 14
+1.5VS USB_OC4# 34 USB_OC6# 34
USB_OC0# 34 USB_OC2# 34
USB_OC3# USB_OC1# USB_OC5# USB_OC7#
Place closely pin A27Place closely pin E10
12
R498 @10_0402_5%
1
C653 @10P_0402_50V8K
2
R534 10K_0402_5% R535 10K_0402_5% R536 10K_0402_5% R537 10K_0402_5%
12 12 12 12
Delete RP63, RP64
+3VALW +3VALW +3VALW +3VALW
Compal Electronics, Inc.
Title
THIS SHEET OF EN GINEER ING DR AWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
A
B
MAY BE USED B Y OR D ISCLOS ED T O ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
C
D
ICH6(3/4)
Size Document Number Rev
Custom
ECQ60 LA-2271
Date: Sheet
E
of
25 54Monday, August 09, 2004
1A
Page 26
A
Near PIN F27,
1
+
C654
2
220U_D2_4VM
Near PIN AG5
Near PIN AG9
1
C643
2
P27, AB27
C650
+1.5VS
0.1U_0402_16V4Z
+3VALW
Near PIN A17
L45
KC FBM-L11-201209-221LMAT_0805
D22 RB751V_SOD323
D8 RB751V_SOD323
+ICH_VCC5REF
(100mA)
1
C644
0.01U_0402_16V7K
2
Near PIN AC27
C615
0.1U_0402_16V4Z
1 2
C607
1 2
0.1U_0402_16V4Z
Near PIN AG10
1 2
Near PIN F27
+3VS
Near PIN E26, E27
+1.5VS
1 1
+5VALW +3VALW
21
12
R481
10_0402_5%
2 2
1K_0402_5%
+R_ICH6_VCCDMIPLL
L44
CHB1608U301_0603
1 2
+1.5VS
3 3
4 4
12
R299
R499
1_0603_1%
1 2
C652
10U_0805_10V4Z
A
+ICH_VCC5REFSUS
1
C637
0.1U_0402_16V4Z
2
Near PIN F21
+3VS+5VS
21
1
C602
0.1U_0402_16V4Z
2
Near PIN A8
+ICH6_VCCDMIPLL
1
2
+3VS
+1.5VS_PCIE
1
C646
2
0.01U_0402_16V7K
0.01U_0402_16V7K
+1.5VS
+1.5VS
1
C580
2
Near PIN AE1
1
C630
2
B
1
1
C647
2
2
0.01U_0402_16V7K
1
C589
2
0.1U_0402_16V4Z
1
C604
2
0.1U_0402_16V4Z
+ICH6_VCCDMIPLL
+3VS
+3VALW
0.1U_0402_16V4Z
1
C596
2
0.1U_0402_16V4Z
0.1U_0402_16V4Z
Near PIN V7
AA22 AA23 AA24 AA25 AB25 AB26 AB27
M21 M22
W21 W22
AC4 AD4
AG5
AC8 AD8
AG9
AC27
AG10
F25 F26 F27 G22 G23 G24 G25 H21 H22
J21
J22 K21 K22 L21 L22
N21 N22 N23 N24 N25 P21 P25 P26 P27 R21 R22 T21 T22 U21 U22 V21 V22
Y21 Y22
AA6 AB4 AB5 AB6
AE4 AE5 AF5
AA7 AA8 AA9 AB8
AE8 AE9 AF9
E26 AE1
A13 F14 G13 G14
A11
U4 V1 V7
W2
Y7
A17 B17 C17 F18 G17 G18
U21E
VCC1_5[1] VCC1_5[2] VCC1_5[3] VCC1_5[4] VCC1_5[5] VCC1_5[6] VCC1_5[7] VCC1_5[8] VCC1_5[9] VCC1_5[10] VCC1_5[11] VCC1_5[12] VCC1_5[13] VCC1_5[14] VCC1_5[15] VCC1_5[16] VCC1_5[17] VCC1_5[18] VCC1_5[19] VCC1_5[20] VCC1_5[21] VCC1_5[22] VCC1_5[23] VCC1_5[24] VCC1_5[25] VCC1_5[26] VCC1_5[27] VCC1_5[28] VCC1_5[29] VCC1_5[30] VCC1_5[31] VCC1_5[32] VCC1_5[33] VCC1_5[34] VCC1_5[35] VCC1_5[36] VCC1_5[37] VCC1_5[38] VCC1_5[39] VCC1_5[40] VCC1_5[41] VCC1_5[42] VCC1_5[43] VCC1_5[44] VCC1_5[45]
VCC1_5[46] VCC1_5[47] VCC1_5[48] VCC1_5[49] VCC1_5[50] VCC1_5[51] VCC1_5[52] VCC1_5[53] VCC1_5[54] VCC1_5[55]
VCC1_5[56] VCC1_5[57] VCC1_5[58] VCC1_5[59] VCC1_5[60] VCC1_5[61] VCC1_5[62] VCC1_5[63] VCC1_5[64] VCC1_5[65]
VCCDMIPLL VCC3_3[1]
VCCSATAPLL VCC3_3[22]
VCCSUS3_3[21] VCCSUS3_3[22] VCCSUS3_3[23] VCCSUS3_3[24]
VCCSUS3_3[1] VCCSUS3_3[2] VCCSUS3_3[3] VCCSUS3_3[4] VCCSUS3_3[5] VCCSUS3_3[6]
VCCSUS3_3[7] VCCSUS3_3[8] VCCSUS3_3[9] VCCSUS3_3[10] VCCSUS3_3[11] VCCSUS3_3[12]
82801FB_BGA609
PCIE
SATA
PCI/IDE RBP
COREIDE
PCIUSB
VCCSUS1_5[3] VCCSUS1_5[2]
VCCSUS1_5[1]
USB CORE
V5REF_SUS
VCCUSBPLL
VCCSUS3_3[20]
VCCSUS1_5[5] VCCSUS1_5[4]
V_CPU_IO[3] V_CPU_IO[2] V_CPU_IO[1]
VCCSUS3_3[19] VCCSUS3_3[18] VCCSUS3_3[17] VCCSUS3_3[16] VCCSUS3_3[15] VCCSUS3_3[14] VCCSUS3_3[13]
VCC1_5[98] VCC1_5[97] VCC1_5[96] VCC1_5[95] VCC1_5[94] VCC1_5[93] VCC1_5[92] VCC1_5[91] VCC1_5[90] VCC1_5[89] VCC1_5[88] VCC1_5[87] VCC1_5[86] VCC1_5[85] VCC1_5[84] VCC1_5[83] VCC1_5[82] VCC1_5[81] VCC1_5[80] VCC1_5[79]
VCC3_3[21] VCC3_3[20] VCC3_3[19] VCC3_3[18] VCC3_3[17] VCC3_3[16] VCC3_3[15] VCC3_3[14] VCC3_3[13] VCC3_3[12]
VCC3_3[11] VCC3_3[10]
VCC3_3[9] VCC3_3[8] VCC3_3[7] VCC3_3[6] VCC3_3[5] VCC3_3[4] VCC3_3[3] VCC3_3[2]
VCC1_5[78] VCC1_5[77] VCC1_5[76] VCC1_5[75] VCC1_5[74] VCC1_5[73] VCC1_5[72] VCC1_5[71] VCC1_5[70] VCC1_5[69] VCC1_5[68]
VCC1_5[67]
VCC2_5[4] VCC2_5[2]
V5REF[2] V5REF[1]
VCCRTC
C
F9 U17 U16 U14 U12 U11 T17 T11 P17 P11 M17 M11 L17 L16 L14 L12 L11 AA21 AA20 AA19
AA10 AG19 AG16 AG13 AD17 AC15 AA17 AA15 AA14 AA12
P1 M7 L7 L4 J7 H7 H1 E4 B1 A6
U7 R7
G19 G20
F20 E24 E23 E22 E21 E20 D27 D26 D25 D24
G8 AB18
P7 AA18
A8 F21 A25
A24 AB3 G11
G10 AG23
AD26 AB22
G16 G15 F16 F15 E16 D16 C16
+1.5VS
+ICH_VCC5REF
+ICH_VCC5REFSUS
ICH6 has integrated VccSus1_5 VRM and control by INTVRMEN strap. (+VCCSUS1_5_ A, +VCCSUS1_5_B, +VCCSUS1_5_C)
THIS SHEET OF EN GINEER ING DR AWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
B
MAY BE USED B Y OR D ISCLOS ED T O ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
C
2
C622
1
0.1U_0402_16V4Z
1
C591
2
0.1U_0402_16V4Z
Near PIN A6
+VCCSUS1_5_A +VCCSUS1_5_B
+VCCSUS1_5_C
1
C608
0.1U_0402_16V4Z
2
Near PIN G10
+1.5VS
+1.5VS +3VALW
+RTCVCC
+VCCSUS1_5_C
+V_FSB_VTT
1
C638
0.1U_0402_16V4Z
2
Near PIN AG23
+3VS
2
C631
Near PIN
1
AG13, AG16
0.1U_0402_16V4Z
+3VS
1
1
C594
C579
2
2
Near PIN H1
0.1U_0402_16V4Z
0.1U_0402_16V4Z
C603 0.01U_0402_16V7K
Near PIN U7
1 2
C595 0.01U_0402_16V7K
ICH6 has integrated Vcc2_5 VRM.
+ICH_2.5VS
1
C633
0.1U_0402_16V4Z
2
Near PIN AB18
+RTCVCC
1
2
1 2
C583
0.1U_0402_16V4Z
Near PIN AB3
+3VALW
0.1U_0402_16V4Z
0.1U_0402_16V4Z
0.1U_0402_16V4Z
0.1U_0402_16V4Z
Near PIN A24
+1.5VS
0.1U_0402_16V4Z
0.1U_0402_16V4Z
0.1U_0402_16V4Z
0.1U_0402_16V4Z
0.1U_0402_16V4Z
0.1U_0402_16V4Z
0.1U_0402_16V4Z
0.1U_0402_16V4Z
Near PIN D27
0.01U_0402_16V7K
Near PIN A25
0.01U_0402_16V7K
Near PIN AA19
Near PIN F13, F14
C619
1 2
C632
1 2
C626
1 2
C639
1 2
C616
1 2
C623
1 2
C628
1 2
C617
1 2
C624
1 2
C629
1 2
C636
1 2
C645
1 2
C641
1 2
C635
1 2
D
D
U21D
E27
VSS[172]
Y6
VSS[171]
Y27
VSS[170]
Y26
VSS[169]
Y23
VSS[168]
W7
VSS[167]
W25
VSS[166]
W24
VSS[165]
W23
VSS[164]
W1
VSS[163]
V4
VSS[162]
V27
VSS[161]
V26
VSS[160]
V23
VSS[159]
U25
VSS[158]
U24
VSS[157]
U23
VSS[156]
U15
VSS[155]
U13
VSS[154]
T7
VSS[153]
T27
VSS[152]
T26
VSS[151]
T23
VSS[150]
T16
VSS[149]
T15
VSS[148]
T14
VSS[147]
T13
VSS[146]
T12
VSS[145]
T1
VSS[144]
R4
VSS[143]
R25
VSS[142]
R24
VSS[141]
R23
VSS[140]
R17
VSS[139]
R16
VSS[138]
R15
VSS[137]
R14
VSS[136]
R13
VSS[135]
R12
VSS[134]
R11
VSS[133]
P22
VSS[132]
P16
VSS[131]
P15
VSS[130]
P14
VSS[129]
P13
VSS[128]
P12
VSS[127]
N7
VSS[126]
N17
VSS[125]
N16
VSS[124]
N15
VSS[123]
N14
VSS[122]
N13
VSS[121]
N12
VSS[120]
N11
VSS[119]
N1
VSS[118]
M4
VSS[117]
M27
VSS[116]
M26
VSS[115]
M23
VSS[114]
M16
VSS[113]
M15
VSS[112]
M14
VSS[111]
M13
VSS[110]
M12
VSS[109]
L25
VSS[108]
L24
VSS[107]
L23
VSS[106]
L15
VSS[105]
L13
VSS[104]
K7
VSS[103]
K27
VSS[102]
K26
VSS[101]
K23
VSS[100]
K1
VSS[99]
J4
VSS[98]
J25
VSS[97]
J24
VSS[96]
J23
VSS[95]
H27
VSS[94]
H26
VSS[93]
H23
VSS[92]
G9
VSS[91]
G7
VSS[90]
G21
VSS[89]
G12
VSS[88]
G1
VSS[87]
82801FB_BGA609
Compal Electronics, Inc.
Title
Size Document Number Rev
Custom
Date: Sheet
VSS[86] VSS[85] VSS[84] VSS[83] VSS[82] VSS[81] VSS[80] VSS[79] VSS[78] VSS[77] VSS[76] VSS[75] VSS[74] VSS[73] VSS[72] VSS[71] VSS[70] VSS[69] VSS[68] VSS[67] VSS[66] VSS[65] VSS[64] VSS[63] VSS[62] VSS[61] VSS[60] VSS[59] VSS[58] VSS[57] VSS[56] VSS[55] VSS[54] VSS[53] VSS[52] VSS[51] VSS[50] VSS[49] VSS[48] VSS[47] VSS[46] VSS[45] VSS[44] VSS[43] VSS[42] VSS[41] VSS[40] VSS[39] VSS[38] VSS[37] VSS[36] VSS[35] VSS[34] VSS[33] VSS[32] VSS[31] VSS[30] VSS[29] VSS[28] VSS[27] VSS[26] VSS[25] VSS[24] VSS[23] VSS[22] VSS[21] VSS[20] VSS[19] VSS[18] VSS[17] VSS[16] VSS[15] VSS[14] VSS[13] VSS[12] VSS[11] VSS[10]
VSS[9] VSS[8] VSS[7] VSS[6] VSS[5] VSS[4] VSS[3] VSS[2] VSS[1]
ICH6(4/4)
ECQ60 LA-2271
F4 F22 F19 F17 E25 E19 E18 E15 E14 D7 D22 D20 D18 D14 D13 D10 D1 C4 C22 C20 C18 C14 B25 B24 B23 B21 B19 B15 B13 AG7 AG3 AG22 AG20 AG17 AG14 AG12 AG1 AF7 AF3 AF26 AF12 AF10 AF1 AE7 AE6 AE25 AE21 AE2 AE12 AE11 AE10 AD6 AD24 AD2 AD18 AD15 AD10 AD1 AC6 AC3 AC26 AC24 AC23 AC22 AC12 AC10 AB9 AB7 AB2 AB19 AB10 AB1 AA4 AA16 AA13 AA11 A9 A7 A4 A26 A23 A21 A19 A15 A12 A1
E
1A
of
E
26 54Monday, August 09, 2004
Page 27
A
B
C
D
E
HDD Connector
1 1
PLTRST#7,15,21,23,30,35,37
IDE_DDREQ24 IDE_DIOW#24 IDE_DIOR#24
IDE_DIORDY24 IDE_DDACK#24
IDE_IRQ24
IDE_DCS1#24
IDE_LED#39
1 2
+5VS
R344 100K_0402_5%
2 2
IDE_DD[0..15]24
IDE_DA[0..2]24
PLTRST# IDE_DD7 IDE_DD6 IDE_DD5 IDE_DD4 IDE_DD3 IDE_DD2 IDE_DD1 IDE_DD0
IDE_DDREQ IDE_DIOW# IDE_DIOR# IDE_DIORDY IDE_DDACK# IDE_IRQ IDE_DA1 IDE_DA0 IDE_DCS1# IDE_LED#
When Pin28 CSEL grounded, the device recognizes itself as a master.
IDE_DD[0..15] IDE_DA[0..2]
JP32
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44
OCTEK_HDD-22HG2_REVERSE
IDE_DD8 IDE_DD9 IDE_DD10 IDE_DD11 IDE_DD12 IDE_DD13 IDE_DD14 IDE_DD15
PCSEL
PDIAG# IDE_DA2 IDE_DCS3#
R343 475_0402_1%
1 2
+5VS+5VS
IDE_DCS3# 24
C708
@150U_D2_6.3VM
Place caps. near HDD CONN.
+5VS
1
+
2
1
2
1000P_0402_50V7K
C400
0.1U_0402_16V4Z
1
C399
2
1
C401
2
1U_0603_10V4Z
10U_0805_10V4Z
1
C397
2
1
C396 10U_0805_10V4Z
2
CD-ROM Connector
Place caps. near CDROM
JP30
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50
OCTEK_CDR-50IS2
IDE_DD8 IDE_DD9 IDE_DD10 IDE_DD11 IDE_DD12 IDE_DD13 IDE_DD14 IDE_DD15 IDE_DDREQ IDE_DIOR#
IDE_DDACK# PDIAG#
IDE_DA2 IDE_DCS3#
W=80mils
+5VS
SEC_CSEL
12
INT_CD_L41
CD_AGND41
PLTRST# IDE_DD7 IDE_DD6 IDE_DD5 IDE_DD4 IDE_DD3 IDE_DD2 IDE_DD1 IDE_DD0
IDE_DIOW# IDE_DIORDY IDE_IRQ IDE_DA1 IDE_DA0 IDE_DCS1# IDE_LED#
When Pin47 CSEL grounded, the device recognizes itself as a master. When CSEL open, the device recognizes itself as a slaver.
B
3 3
+5VS
4 4
A
R359 @475_0402_1%
INT_CD_R 41
+5VS
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SE CRET INFO RMATI ON. THIS SHEET MAY NO T BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
C
CONN.
+5VS
1
C387
2
1000P_0402_50V7K
0.1U_0402_16V4Z
C386
1
2
1U_0603_10V4Z
D
1
2
C388
10U_0805_10V4Z
1
C380
2
1
C381 10U_0805_10V4Z
2
Compal Electronics, Inc.
Title
IDE CONNECTOR
Size Document Number Rev
Custom
ECQ60 LA-2271
Date: Sheet
27 54Monday, August 09, 2004
E
of
Page 28
5
4
3
2
1
1 2
144 142 141 140 139 129 128 127 124 121 120 118 116 115 113 98 96 97 93 95 92 91 89 87 85 82 83 80 81 77 79 76
125 112 99 88
119 111 110 109 107 105 104 133 101 123 106 108
135 136
103 132 62
134 137
75 117 131
+3V
1
C345
2
0.1U_0402_16V4Z
S1_D10 S1_D9 S1_D1 S1_D8 S1_D0 S1_A0 S1_A1 S1_A2 S1_A3 S1_A4 S1_A5 S1_A6 S1_A25 S1_A7 S1_A24 S1_A17 S1_IOWR# S1_A9 S1_IORD# S1_A11 S1_OE# S1_CE2# S1_A10 S1_D15 S1_D7 S1_D13 S1_D6 S1_D12 S1_D5 S1_D11 S1_D4 S1_D3
S1_REG# S1_A12 S1_A8 S1_CE1#
S1_RST S1_A23 S1_A15 S1_A22 S1_A21 S1_A20 S1_A14 S1_WAIT# S1_A13 S1_INPACK# S1_WE# A16_CLK
S1_BVD1 S1_WP
S1_A19 S1_RDY# PCM_SPK#
S1_BVD2 S1_CD2#
S1_CD1# S1_VS2 S1_VS1
S1_D2 S1_A18 S1_D14
0.1U_0402_16V4Z
1
C347
2
1 2
R301 33_0402_5%
1
2
0.1U_0402_16V4Z
S1_IOWR# 29 S1_IORD# 29 S1_OE# 29
S1_CE2# 29
S1_REG# 29
S1_CE1# 29 S1_RST 29
S1_WAIT# 29 S1_INPACK# 29
S1_WE# 29
S1_BVD1 29 S1_WP 29
S1_RDY# 29 PCM_SPK# 41
S1_BVD2 29 S1_CD2# 29
S1_CD1# 29 S1_VS2 29 S1_VS1 29
C319
1
C275
0.1U_0402_16V4Z
2
S1_A[0..25]
S1_D[0..15]
S1_A16
S1_CD1#
C346
1000P_0402_50V7K
1
2
S1_CD2#
1000P_0402_50V7K
Closed to Pin 75 Closed to Pin 137
Compal Electronics, Inc.
Title
PCMCIA c on tr o ll er E NE CB1410
Size Document Number Rev
Custom
ECQ60 LA-2271
2
Date: Sheet
S1_A[0..25] 29 S1_D[0..15] 29
1
C296
2
28 54Monday, August 09, 2004
1
of
+S1_VCC
+3V
C312
1
0.1U_0402_16V4Z
C348
0.1U_0402_16V4Z
2
+3V
30
50
86
102
122
138
VCC5
VCC4
VCC3
VCC2
VCC1
CC/BE3#/REG#
CDEVSEL#/A21
CSERR#/WAIT#
CREQ#/INPACK#
CSTSCHG/BVD1
CCLKRUN#/WP
RSVD/D14
RSVD/A18
RSVD/D2
84
100
143
+3V
C321
0.1U_0402_16V4Z
63
14
VCCI
VCC7
VCC6
CAD31/D10
CAD30/D9 CAD29/D1 CAD28/D8 CAD27/D0 CAD26/A0 CAD25/A1 CAD24/A2 CAD23/A3 CAD22/A4 CAD21/A5 CAD20/A6
CAD19/A25
CAD18/A7 CAD17/A24 CAD16/A17
CAD15/IOWR#
CAD14/A9
CAD13/IORD#
CAD12/A11
CAD11/OE#
CAD10/CE2#
CAD9/A10
CAD8/D15
CAD7/D7
CAD6/D13
CAD5/D6
CAD4/D12
CAD3/D5
CAD2/D11
CAD1/D4 CAD0/D3
CC/BE2#/A12
CC/BE1#/A8
CC/BE0#/CE1# CRST#/RESET
CFRAME#/A23
CIRDY#/A15
CTRDY#/A22 CSTOP#/A20
CPERR#/A14
CPAR/A13
CGNT#/WE#
CCLK/A16
CBLOCK#/A19 CINT#/READY
SPKOUT
CAUDIO/BVD2
CCD2#/CD2# CCD1#/CD1#
CVS2/VS2# CVS1/VS1#
CB1410_LQFP144
44
GND3
58
18
VCCP0
GND4
78
VCCP1
GND5
94
126
GND6
114
90
VCCSK0
GND7
130
1
2
VCCSK1
GND8
1
1
C276
4.7U_0805_10V4Z
D D
PCI_AD[0..31]23,30,31,33
C C
IDSEL:PCI_AD20
B B
+3V
CLK_PCI_PCM
12
R239 @10_0402_5%
PCI_AD[0..31]
1 2
R273 10K_0402_5%
PCI_C/BE#323,30,31,33 PCI_C/BE#223,30,31,33 PCI_C/BE#123,30,31,33 PCI_C/BE#023,30,31,33
PCI_FRAME#23,30,31,33
PCI_IRDY#23,30,31,33
PCI_TRDY#23,30,31,33
PCI_DEVSEL#23,30,31,33
PCI_STOP#23,30,31,33
PCI_PERR#23,30,31,33
PCI_SERR#23,30,31,33
PCI_REQ#223 PCI_GNT#223
CLK_PCI_PCM14,38
PCM_PME#30,31,33,37
PCI_AD20
PCI_PIRQA#23
PM_CLKRUN#25,30,31,33,35,37
PCIRST#23,30,31,33,38
PCI_PAR23,30,31,33
SERIRQ25,35,37
PCMRST#29,37
1 2
R238 100_0402_5%
VPPD029
VPPD129 VCCD0#29 VCCD1#29
PCI_AD31 PCI_AD30 PCI_AD29 PCI_AD28 PCI_AD27 PCI_AD26 PCI_AD25 PCI_AD24 PCI_AD23 PCI_AD22 PCI_AD21 PCI_AD20 PCI_AD19 PCI_AD18 PCI_AD17 PCI_AD16 PCI_AD15 PCI_AD14 PCI_AD13 PCI_AD12 PCI_AD11 PCI_AD10 PCI_AD9 PCI_AD8 PCI_AD7 PCI_AD6 PCI_AD5 PCI_AD4 PCI_AD3 PCI_AD2 PCI_AD1 PCI_AD0
CLK_PCI_PCM
PCM_ID
U16
3
AD31
4
AD30
5
AD29
7
AD28
8
AD27
9
AD26
10
AD25
11
AD24
15
AD23
16
AD22
17
AD21
19
AD20
23
AD19
24
AD18
25
AD17
26
AD16
38
AD15
39
AD14
40
AD13
41
AD12
43
AD11
45
AD10
46
AD9
47
AD8
49
AD7
51
AD6
52
AD5
53
AD4
54
AD3
55
AD2
56
AD1
57
AD0
12
C/BE3#
27
C/BE2#
37
C/BE1#
48
C/BE0#
20
RST#
28
FRAME#
29
IRDY#
31
TRDY#
32
DEVSEL#
33
STOP#
34
PERR#
35
SERR#
36
PAR
1
REQ#
2
GNT#
21
PCLK
59
RI_OUT#/PME#
70
SUSPEND#
13
IDSEL
60
MFUNC0
61
MFUNC1
64
MFUNC2
65
MFUNC3
67
MFUNC4
68
MFUNC5
69
MFUNC6
66
VCC/GRST#
C295
0.1U_0402_16V4Z
2
2
73
74
72
VCCD0#
VCCD1#
PQFP 144
22.2 X 22.2 X 1.60
GND1
6
22
VPPD071VPPD1
GND2
42
1
A A
5
C273 @18P_0402_50V8K
2
PCMRST# must be programed to high before PCIRST#. PCMRST# will be programed to high after SUSP# but before PCIRST#.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SE CRET INFO RMATI ON. THIS SHEET MAY NO T BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
4
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
3
Page 29
5
4
3
2
1
+S1_VPP
1
D D
1
C315
0.1U_0402_16V4Z
2
1
C342
0.1U_0402_16V4Z
2
1
C C
B B
C341
0.1U_0402_16V4Z
2
PCMCIA Power Controller
+12VALW
U18
9
12V
+5VALW
5
5V
6
5V
+3VALW
3
3.3V
4
3.3V GND
7
+3VALW +5VALW
1
C340 10U_0805_10V4Z
2
13
VCC
12
VCC
11
VCC
10
VPP
1
VCCD0
2
VCCD1
15
VPPD0
14
VPPD1
8
OC
SHDN
TPS2211AIDBR_SSOP16
16
1
C343 10U_0805_10V4Z
2
+S1_VCC
1
C314
0.1U_0402_16V4Z
2
PCMRST# 28,37
+S1_VPP
Change Package from 0603 to 0805
1
C310 1U_0805_25V4Z
2
VCCD0# 28 VCCD1# 28 VPPD0 28 VPPD1 28
C288
2
0.01U_0402_16V7K
1
C287 @4.7U_0805_10V4Z
2
For CB1410 Rev.B0 (Place clos e to Connector)
S1_A23
S1_WP
S1_OE#
S1_RST
S1_CE1#
S1_CE2#
A A
+S1_VCC
1
C298
2
0.1U_0402_16V4Z
S1_CE1#28 S1_OE#28
S1_WE#28 S1_RDY#28
S1_WP28
1 2
R242 43K_0402_5%
1 2
R226 43K_0402_5%
1 2
R260 43K_0402_5%
1 2
R240 43K_0402_5%
1 2
R278 43K_0402_5%
1 2
R267 43K_0402_5%
1
2
+S1_VCC +S1_VPP
+S1_VCC
+S1_VCC
+S1_VCC
+S1_VCC
+S1_VCC
+S1_VCC
C300 10U_0805_10V4Z
S1_D3 S1_D4 S1_D5 S1_D6 S1_D7 S1_CE1# S1_A10 S1_OE# S1_A11 S1_A9 S1_A8 S1_A13 S1_A14 S1_WE# S1_RDY#
S1_A16 S1_A15 S1_A12 S1_A7 S1_A6 S1_A5 S1_A4 S1_A3 S1_A2 S1_A1 S1_A0 S1_D0 S1_D1 S1_D2 S1_WP
S1_A[0..25]28
S1_D[0..15]28
S1_A[0..25] S1_D[0..15]
CardBus Socket
JP28
1
GND
2
D3
3
D4
4
D5
5
D6
6
D7
7
CE1#
8
A10
9
OE#
10
A11
11
A9
12
A8
13
A13
14
A14
15
WE#
16
READY
17
VCC
18
VPP1
19
A16
20
A15
21
A12
22
A7
23
A6
24
A5
25
A4
26
A3
27
A2
28
A1
29
A0
30
D0
31
D1
32
D2
33
WP
34
GND
69
GND
71
GND
73
GND
75
GND
77
GND
79
GND
81
GND
83
GND
FOX_WZ21131-G2-P4_LB
SP01F002800(CL51/AT20) PCB Footprint : FOX_1CA43532-TC-CQ_84P_RB
GND
CD1#
D11 D12 D13 D14
D15 CE2# VS1#
IORD#
IOWR#
A17
A18
A19
A20
A21
VCC
VPP2
A22
A23
A24
A25 VS2#
RESET
WAIT#
INPACK#
REG#
SPKR#
STSCHG#
D10 CD2#
GND GND
GND GND GND GND GND GND GND
35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64
D8
65
D9
66 67 68
70 72 74 76 78 80 82 84
S1_CD1# S1_D11 S1_D12 S1_D13 S1_D14 S1_D15 S1_CE2# S1_VS1 S1_IORD# S1_IOWR# S1_A17 S1_A18 S1_A19 S1_A20 S1_A21
S1_A22 S1_A23 S1_A24 S1_A25 S1_VS2 S1_RST S1_WAIT# S1_INPACK# S1_REG# S1_BVD2 S1_BVD1 S1_D8 S1_D9 S1_D10 S1_CD2#
S1_CD1# 28
S1_CE2# 28 S1_VS1 28 S1_IORD# 28 S1_IOWR# 28
+S1_VCC +S1_VPP
S1_VS2 28 S1_RST 28 S1_WAIT# 28 S1_INPACK# 28 S1_REG# 28 S1_BVD2 28 S1_BVD1 28
S1_CD2# 28
Compal Electronics, Inc.
Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SE CRET INFO RMATI ON. THIS SHEET MAY NO T BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
5
4
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
3
2
CardBus Socket
Size Document Number Rev
Custom
ECQ60 LA-2271
Date: Sheet of
29 54Monday, August 09, 2004
1
Page 30
5
4
3
2
1
+3VS
1 2
4.7K_0402_5%
R247
1 2
10K_0402_5%
+3VS
D D
U15
TSB43AB21_PQFP128
84
PCI_AD0
82
PCI_AD1
81
PCI_AD2
80
PCI_AD3
79
PCI_AD4
77
PCI_AD5
76
PCI_AD6
74
PCI_AD7
71
PCI_AD8
70
PCI_AD9
69
PCI_AD10
67
PCI_AD11
66
PCI_AD12
65
PCI_AD13
63
PCI_AD14
61
PCI_AD15
46
PCI_AD16
45
PCI_AD17
43
PCI_AD18
42
PCI_AD19
41
PCI_AD20
40
PCI_AD21
38
PCI_AD22
37
PCI_AD23
32
PCI_AD24
31
PCI_AD25
29
PCI_AD26
28
PCI_AD27
26
PCI_AD28
25
PCI_AD29
24
PCI_AD30
22
PCI_AD31
34
PCI_C/BE3
47
PCI_C/BE2
60
PCI_C/BE1
73
PCI_C/BE0
16
PCI_CLK
18
PCI_GNT
19
PCI_REQ
36
PCI_IDSEL
49
PCI_FRAME
50
PCI_IRDY
52
PCI_TRDY
53
PCI_DEVSEL
54
PCI_STOP
56
PCI_PERR
13
PCI_INTA/CINT
21
PCI_PME/CSTSCHG
57
PCI_SERR
58
PCI_PAR
12
PCI_CLKRUN
85
PCI_RST
14
G_RST
89
GPIO3
90
GPIO2
VDDP20VDDP35VDDP48VDDP62VDDP
TSB43AB21 /(TSB43AB22)
PCI BUS INTERFACE
PLLGND18REG_EN9AGND
AGND
AGND
AGND
AGND
AGND
109
110
111
117
126
127
128
87
78
CYCLEIN
BIAS CURRENT
OSCILLATOR
FILTER
EEPROM 2 WIRE BUS
POWER CLASS
PHY PORT 1
AGND
DGND17DGND23REG1830DGND33DGND44DGND55DGND64DGND68DGND75DGND83REG1893DGND
PCI_PAR23,28,31,33
1 2
1 2
1 2
1394_GPIO3 1394_GPIO2 1394_SCL 1394_SDA
PCI_AD[0..31]
PCI_AD0 PCI_AD1 PCI_AD2 PCI_AD3 PCI_AD4 PCI_AD5 PCI_AD6 PCI_AD7 PCI_AD8
PCI_AD9 PCI_AD10 PCI_AD11 PCI_AD12 PCI_AD13 PCI_AD14 PCI_AD15 PCI_AD16 PCI_AD17 PCI_AD18 PCI_AD19 PCI_AD20 PCI_AD21 PCI_AD22 PCI_AD23 PCI_AD24 PCI_AD25 PCI_AD26 PCI_AD27 PCI_AD28 PCI_AD29 PCI_AD30 PCI_AD31
PCI_C/BE#3 PCI_C/BE#2 PCI_C/BE#1 PCI_C/BE#0
CLK_PCI_1394
PCI_GNT#0 PCI_REQ#0 1394_IDSEL
PCI_FRAME#
PCI_IRDY# PCI_TRDY#
PCI_DEVSEL#
PCI_STOP# PCI_PERR# PCI_PIRQE# 1394_PME# PCI_SERR# PCI_PAR
1394_PCIRST#
1394_GRST#
1394_GPIO3
1394_GPIO2
PCI_AD[0..31]23,28,31,33
C C
IDSEL:PCI_AD16
PCI_AD16
1 2
R235
B B
PCIRST#23,28,31,33,38
PLTRST#7,15,21,23,27,35,37
1394_IDSEL
100_0402_5%
PCI_C/BE#323,28,31,33 PCI_C/BE#223,28,31,33 PCI_C/BE#123,28,31,33 PCI_C/BE#023,28,31,33
CLK_PCI_139414
PCI_GNT#023 PCI_REQ#023
PCI_FRAME#23,28,31,33
PCI_IRDY#23,28,31,33
PCI_TRDY#23,28,31,33
PCI_DEVSEL#23,28,31,33
PCI_STOP#23,28,31,33
PCI_PERR#23,28,31,33
PCI_PIRQE#23
1394_PME#2 8, 31,33,37
PCI_SERR#23,28,31,33
PM_CLKRUN#25,28,31,33,35,37
R549 0_0402_5%
R550 @0_0402_5%
R547 @0_0402_5%
RP40
45 36 27 18
220_1206_8P4R_5%
R246
1 2
R245
1 2
R229 R227 4.7K_0402_5%
86
11
96
DVDD
CNA
DVDD
TEST1710TEST16
DVDD DVDD DVDD DVDD DVDD DVDD
CYCLEOUT/CARDBUS
PLLVDD
AVDD AVDD AVDD AVDD AVDD
CPS
NC/(TPBIAS1)
NC/(TPA1+)
NC/(TPA1-)
NC/(TPB1+)
NC/(TPB1-)
FILTER0 FILTER1
SDA
TPBIAS0
TPA0+
TPA0-
TPB0 +
TPB0 -
TEST9 TEST8
TEST3 TEST2 TEST1 TEST0
103
SCL PC0
PC1 PC2
R0
R1 X0
X1
4.7K_0402_5%
4.7K_0402_5%
12
15 27 39 51 59 72 88 100 7 1 2 107 108 120
1 2
106
R241
125 124 123 122 121
1 2
118
R237
6.34K_0402_1%
119 6
5
C253
3
0.1U_0402_16V4Z
4
1394_SDA
92
1394_SCL
91 99
98 97
116 115 114 113 112
94 95
101 102 104 105
1 2
+3VS
+1394_PLLVDD
+3VS
1K_0402_5%
TPBIAS0 TPA0+ TPA0­TPB0+ TPB0-
0.01U_0402_16V7K
1
1
C250
2
2
C251 22P_0402_50V8J
1 2
1 2
X1
24.576MHz_16P_3XG-24576-43E1
1 2
C252 22P_0402_50V8J
12
12
1
2
C241
4.7U_0805_10V4Z
R175
56.2_0402_1%
R191
56.2_0402_1%
C224 220P_0402_50V7K
+3VS
1
C254
0.1U_0402_16V4Z
2
+3VS
1
C302 1000P_0402_50V7K
2
L22 BLM21A601SPT_0805
1 2
12
R170
56.2_0402_1%
12
R197
56.2_0402_1%
12
R190
5.11K_0402_1%
+3VS
1
C284
0.1U_0402_16V4Z
2
1
C283 1000P_0402_50V7K
2
1
C211
0.33U_0603_16V4Z
2
1
C265
0.1U_0402_16V4Z
2
1
C285 1000P_0402_50V7K
2
JP23
4
4
3
6
3
6
5
2
5
2
1
1
FOX_UV31413-4R1-TR
1
C301
0.1U_0402_16V4Z
2
1
C256 1000P_0402_50V7K
2
+3VS
12
A A
R548 200K_0402_5%
1394_GRST#
1
C712
0.1U_0402_16V4Z
2
5
CLK_PCI_1394
12
R228 @10_0402_5%
1
C248 @10P_0402_50V8K
2
4
1
C255
0.1U_0402_16V4Z
2
1
C303
2
0.1U_0402_16V4Z
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SE CRET INFO RMATI ON. THIS SHEET MAY NO T BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
3
Compal Electronics, Inc.
Title
TI TSB43A B 2 1 A 1394A C ON TROLLER
Size Document Number Rev
Custom
ECQ60 LA-2271
2
Date: Sheet of
30 54Monday, August 09, 2004
1
Page 31
5
EN_WOL# = Low, System can wake on LAN ( keep Low when Power On)
EN_WOL#37
VGS(th) = -0.45V
D D
BCM5788:SA057880000 BCM4401:SA044010000
CLK_PCI_LAN
C C
B B
A A
IDmax = 2.3A
+3VS for BCM5788 +3V_LAN for BCM4401
PCI_AD[0..31]23,28,30,33
12
R136 @10_0402_5%
1
C155 @18P_0402_50V8K
2
PCI_C/BE#323,28,30,33 PCI_C/BE#223,28,30,33 PCI_C/BE#123,28,30,33 PCI_C/BE#023,28,30,33
100_0402_5%
PCI_AD17 LAN_IDSEL
R139
1 2
PCI_FRAME#23,28,30,33
PCI_IRDY#23,28,30,33
PCI_TRDY#23,28,30,33
PCI_DEVSEL#23,28,30,33
PCI_STOP#23,28,30,33 PCI_PERR#23,28,30,33 PCI_SERR#23,28,30,33
PCI_PAR23,28,30,33
CLK_PCI_LAN14
PCI_PIRQF#23
PCIRST#23,28,30,33,38 PCI_GNT#323 PCI_REQ#323
+3V_LAN
LAN_X1 LAN_X2
1
C74 27P_0402_50V8J
2
1 2
R109 1K_0402_5%
LAN_PME#28,30,33,37
25MHZ_20P
2
PCI_AD[0..31]
LAN_AUXPWR
27P_0402_50V8J
5
+3VALW
S
G
D
1 3
+3V_LAN
PCI_AD31 PCI_AD30 PCI_AD29 PCI_AD28 PCI_AD27 PCI_AD26 PCI_AD25 PCI_AD24 PCI_AD23 PCI_AD22 PCI_AD21 PCI_AD20 PCI_AD19 PCI_AD18 PCI_AD17 PCI_AD16 PCI_AD15 PCI_AD14 PCI_AD13 PCI_AD12 PCI_AD11 PCI_AD10 PCI_AD9 PCI_AD8 PCI_AD7 PCI_AD6 PCI_AD5 PCI_AD4 PCI_AD3 PCI_AD2 PCI_AD1 PCI_AD0
PCI_C/BE#3 PCI_C/BE#2 PCI_C/BE#1 PCI_C/BE#0
CLK_PCI_LAN
1
C73
2
Q41 AO3413_SOT23
+3V_LAN
+3VS
U11A
B8 A8 C7 C6 B6 B5 A5 B4 B2 B1 C1 D3 D2 D1 E3 K1 L2
L1 M3 M2 M1
N2
N3
P3
N4
P4 M5
N5
P5
P6 M7
N7
C4
F3
L3 M4
A4
F2
F1 G3
H3
H1
J2
A2
J1
A3
H2
C2
J3
C3
J12
F4
A6
BCM5788M_FBGA196
1 2
L36 0_0603_5%
1 2
L35 @0_0603_5%
AD31 AD30 AD29 AD28 AD27 AD26 AD25 AD24 AD23 AD22 AD21 AD20 AD19 AD18 AD17 AD16 AD15 AD14 AD13 AD12 AD11 AD10 AD9 AD8 AD7 AD6 AD5 AD4 AD3 AD2 AD1 AD0
CBE3 CBE2 CBE1 CBE0
IDSEL FRAME IRDY TRDY DEVSEL STOP PERR SERR PAR PCI_CLK
INTA PCI_RST GNT REQ
VAUXPRSNT M66EN/(NC_F4) PME
BCM5788M
/(BCM4401)
4
+3V_LAN
1
C532
2
10U_0805_10V4Z
+3V_LOM_PCI
1
C529
2
10U_0805_10V4Z
REGSUP12/(NC_B9)
REGCTL12/(NC_B10)
REGSEN12/(REG18OUT)
REGSUP25/(REGSUP18)
REGCTL25/(NC_C11)
REGSEN25/(REGSUP18)
EEDATA/(SPROM_CS) EECLK/(SPROM_CLK)
LINKLED/(LINKLED10)
SPD100LED/(LINKLED100)
SPD1000LED/(COL_LED)
TRAFFICLED/(ACT_LED)
PLLVDD2/(PLLVDD)
NC_E10/(EEDATA_PXE)
NC_E11/(EECLK_PXE)
4
10U_0805_10V4Z
1
C533
2
0.1U_0402_16V4Z
1
C481
2
TRD3+/(NC_E13)
TRD3-/(NC_E14)
TRD2+/(NC_D13)
TRD2-/(NC_D14)
TRD1+/(RDP)
TRD1-/(RDN)
TRD0+/(TDP)
TRD0-/(TDN)
VESD1 VESD2 VESD3
GPIO0/(NC_H12) GPIO1/(NC_K13)
GPIO2/(NC_J13)
NC_P7
TCK TDO
TMS
TRST
XTALVDD
XTALO
XTALI
NC_G11
NC_H11
BIASVDD
RDAC
NC_A10
NC_C9
0.1U_0402_16V4Z
1
1
C491
C489
2
2
0.1U_0402_16V4Z
0.1U_0402_16V4Z
1
1
C513
C520
2
2
0.1U_0402_16V4Z
LAN_MDI3+
E13
LAN_MDI3-
E14
LAN_MDI2+
D13
LAN_MDI2-
D14
LAN_MDI1+
C13
LAN_MDI1-
C14
LAN_MDI0+
B13
LAN_MDI0-
B14
B9
LAN_CTRL_1.2V
B10 A9
B11
LAN_CTRL_2.5V
C11 C10
P1 G2 A1
LAN_EEDA
P10
LAN_EECLK
M10 H12
LAN_EEWP
K13 J13
G13 H13 G12 G14
+1.2V_LAN_PLLVDD
H14 P7
C12 D12
TDI
B12 A12
LAN_TRST#
D11
J14
LAN_X1
N10
LAN_X2_R
N11
G11 E10 E11 H11
+LAN_BIASVDD
A14
LAN_RDAC
D10
A10 C9
0.1U_0402_16V4Z
1
C522
2
0.1U_0402_16V4Z
1
C509
2
0.1U_0402_16V4Z
1 2
R107 1K_0402_5%
R115 @0_0402_5%
1 2
1
C502
0.1U_0402_16V4Z
2
1 2
R406 4.7K_0402_5%
+2.5V_LAN
1 2
R82 200_0402_1%
1.24K for BCM5788
1.27K for BCM4401
C149 1000P_0402_50V7K
1 2
R405 1.27K_0402_1%
1
1
C506
2
2
0.1U_0402_16V4Z
1
1
C493
2
2
LAN_MDI3+ 32 LAN_MDI3- 32 LAN_MDI2+ 32 LAN_MDI2- 32 LAN_MDI1+ 32 LAN_MDI1- 32 LAN_MDI0+ 32 LAN_MDI0- 32
+2.5V_LAN +1.2V_LAN
(Output 1.8V for BCM4401)
+3V_LAN +2.5V_LAN +3V_LAN
ACTIVITY#
+1.2V_LAN_PLLVDD
1
C110
2.2U_0805_10V6K
2
LAN_X2
1 2
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SE CRET INFO RMATI ON. THIS SHEET MAY NO T BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
3
C515
0.1U_0402_16V4Z
C486
0.1U_0402_16V4Z
(RDP) (RDN) (TDP) (TDN)
+3V_LAN
1 2
L14
0_0603_5%
1 2
0_0603_5%
3
2
LAN_CTRL_2.5V LAN_CTRL_1.2V
+3V_LAN
3
Q10
@BCP69_SOT223
+1.2V_LAN
+3V_LOM_PCI
LINK10_100# 32
ACTIVITY# 32
+1.2V_LAN
+2.5V_LAN
+3V_LAN
PM_CLKRUN#25,28,30,33,35,37
+2.5V_LAN
L17
unpop when use BCM4401
1
2 4
+1.2V_LAN
LAN_EEDA LAN_EECLK LAN_EEDI LAN_EEDO
AT93C46 for BCM4401
10U_0805_10V4Z
1
1
C164
C163
2
2
10U_0805_10V4Z
0.1U_0402_16V4Z
1
1
C498
C501
2
2
0.1U_0402_16V4Z
U11B
E12
H5 H6 H7 H8 J5 J6 J7 J8 J9
J10
K5 K6 K7 K8 K9
K10
L5
L10
M14
N14
P8 P12 P13 P14
A7
B3
C5
E1
E4
G1
K3
L4
N6
P2 K14
L13
P11 A11
F11
K12
L12
C8
H4 H10
J4
K4
J11
K11
L7
L8
BCM5788M_FBGA196
U36
1
CS
2
SK
3
DI
4
DO
AT93C46-10SI-2.7_SO8
VDDC_E12 VDDC_H5 VDDC_H6 VDDC_H7 VDDC_H8 VDDC_J5 VDDC_J6 VDDC_J7 VDDC_J8 VDDC_J9 VDDC_J10 VDDC_K5 VDDC_K6 VDDC_K7 VDDC_K8 VDDC_K9 VDDC_K10 VDDC_L5 VDDC_L10 VDDC_M14 VDDC_N14 VDDC_P8 VDDC_P12 VDDC_P13 VDDC_P14
VDDIO-PCI_A7 VDDIO-PCI_B3 VDDIO-PCI_C5 VDDIO-PCI_E1 VDDIO-PCI_E4 VDDIO-PCI_G1 VDDIO-PCI_K3 VDDIO-PCI_L4 VDDIO-PCI_N6 VDDIO-PCI_P2
VDDP_K14/(NC_K14) VDDP_L13/(NC_L13) VDDP_P11/(NC_P11)
VDDIO_A11 VDDIO_F11 VDDIO_K12 VDDIO_L12
NC_C8 CLKRUN NC_H10 NC_J4 NC_K4 NC_J11/(GPIO_1) NC_K11/(GPIO_0) NC_L7 NC_L8
VCC
GND
+2.5V_LAN +1.2V_LAN
0.1U_0402_16V4Z
1
1
C516
C483
2
2
0.1U_0402_16V4Z
0.1U_0402_16V4Z
1
1
2
0.1U_0402_16V4Z
C500
C494
2
VSS_D9/(NC_D9)
BCM5788M
/(BCM4401)
VSS_M13/(NC_M13)
AVDDL_F12/(AVDD_F12) AVDDL_F13/(AVDD_F13)
AVDD_F14/(NC_F14)
AVDD_A13/(NC_A13)
NC_L11/(VSS_L11) NC_L14/(VSS_L14)
LOW_POWER/(TESTMODE)
NC_N8/(EXT_POR)
8 7
NC
6
NC
5
2
0.1U_0402_16V4Z
NC_M9/(VREF)
NC_N9/(DOUT)
3
1
2
1
2
0.1U_0402_16V4Z
Q11
C496
@BCP69_SOT223
0.1U_0402_16V4Z
0.1U_0402_16V4Z
1
C480
C485
2
VSS_B7 VSS_D4 VSS_D5 VSS_D6 VSS_D7 VSS_D8
VSS_E2 VSS_E5 VSS_E6 VSS_E7 VSS_E8 VSS_E9
VSS_F5 VSS_F6 VSS_F7 VSS_F8 VSS_F9
VSS_F10
VSS_G4 VSS_G5 VSS_G6 VSS_G7 VSS_G8 VSS_G9
VSS_G10
VSS_H9 VSS_K2
VSS_L6 VSS_L9
VSS_M6
VSS_M12
VSS_N1 VSS_N12 VSS_N13
NC_M8
NC_P9/(DIN)
+3V_LAN
1
C449
2
Title
Size Document Number Rev
Date: Sheet
1
2 4
10U_0805_10V4Z
1
C524
2
0.1U_0402_16V4Z
B7 D4 D5 D6 D7 D8 D9 E2 E5 E6 E7 E8 E9 F5 F6 F7 F8 F9 F10 G4 G5 G6 G7 G8 G9 G10 H9 K2 L6 L9 M6 M12 M13 N1 N12 N13
+1.2V_LAN_AVDD
F12 F13
+2.5V_LAN_AVDD
F14 A13
L11 L14 M8 M9 M11 N8 N9 P9
1
C505
2
0.1U_0402_16V4Z
R79 @0_0402_5%
1 2
R104 @0_0402_5%
1 2
LAN_EEDI LAN_EEDO
R54
@4.7K_0402_5%
LAN_EEWP LAN_EECLK LAN_EEDA
1
C165
2
1
C482
0.1U_0402_16V4Z
2
1
C150
0.1U_0402_16V4Z
2
1 2
1 2
1
C156
0.1U_0402_16V4Z
2
L32 0_0603_5%
1 2 1 2
L18 0_0603_5%
1 2
R80 10K_0402_5%
+3V_LAN
R55 @4.7K_0402_5%
8 7 6 5
AT24C256 for BCM5788
Compal Electronics, Inc.
LAN BCM 4 401 / B C M5788
B
ECQ60 LA-2271
1
+1.2V_LAN +2.5V_LAN
Delete R81
C55
1 2
@0.1U_0402_16V4Z
U10
VCC WP SCL
GND
SDA
@AT24C256_SO8
1
1
A0
2
A1
3
NC
4
31 54Monday, August 09, 2004
of
Page 32
5
4
3
2
1
LAN BCM5788M/BCM4401KFB
D D
unpop when use BCM4401(10/100) pop when use BCM5788
1
C43 @0.1U_0402_16V4Z
2
12
12
R50
R49
@49.9_0402_1%
LAN_MDI3+31
(RDP) (RDN)
(TDP) (TDN)
LAN_MDI3-31
LAN_MDI2+31 LAN_MDI2-31
LAN_MDI1+31 LAN_MDI1-31
LAN_MDI0+31 LAN_MDI0-31
49.9_0402_1%
C C
B B
@49.9_0402_1%
@49.9_0402_1%
12
12
R59
R58
49.9_0402_1%
C51
1
0.1U_0402_16V4Z
2
49.9_0402_1%
1
C44
@0.1U_0402_16V4Z
2
12
12
R51
0.1U_0402_16V4Z
R57
12
C50
R52 @49.9_0402_1%
12
R56
49.9_0402_1%
1
2
+2.5V_LAN
LAN_MDI3+ LAN_MDI3-
LAN_MDI2+ LAN_MDI2-
LAN_MDI1+ LAN_MDI1-
1
C59
2
10 11 12
1
C60
0.01U_0402_16V7K
2
LAN_MDI0+ LAN_MDI0-
RJ45_MDI3+ RJ45_MDI3-
RJ45_MDI2+ RJ45_MDI2-
0.01U_0402_16V7K
1
1
C61
C58
2
2
0.01U_0402_16V7K
0.01U_0402_16V7K
R21 0_0402_5%
1 2
R20 0_0402_5%
1 2
R18 0_0402_5%
1 2
R17 0_0402_5%
1 2
Poped for BCM4401(10/100) Un-poped for BCM5788
H1238 for BCM4401(10/100) H5015(SP050002400) for BCM5788(GbE)
T10
1
TCT1
2
TD1+
3
TD1-
4
TCT2
5
TD2+ TD2-6MX2-
7
TCT3
8
TD3+
9
TD3­TCT4
TD4+ TD4-
H1238
MCT1
MX1+
MX1-
MCT2
MX2+
MCT3
MX3+
MX3-
MCT4
MX4+
MX4-
24 23 22
21 20 19
18 17 16
15 14 13
R22
75_0402_1%
12
R24
75_0402_1%
12
R23 75_0402_1%
12
RJ45_MDI3+ RJ45_MDI3-
RJ45_MDI2+ RJ45_MDI2-
RJ45_MDI1+ RJ45_MDI1-
RJ45_MDI0+ RJ45_MDI0-
12
R19 75_0402_1%
RJ45_GND
LINK10_100#31
ACTIVITY#31
+3V_LAN
+3V_LAN
LINK10_100#
ACTIVITY#
B
3 1
47K
E
(RDN)
(RDP) (TDN) (TDP)
E
3 1
47K
B
10K
2
C
Q9 DTA114YKA_SOT23
2
10K
C
R70
300_0402_5%
1 2
DTA114YKA_SOT23 Q8
RJ45_MDI3­RJ45_MDI3+ RJ45_MDI1­RJ45_MDI2­RJ45_MDI2+ RJ45_MDI1+ RJ45_MDI0­RJ45_MDI0+
R78 300_0402_5%
1 2
T=10mil
T=10mil
RJ45_GND LANGND
C21 1000P_1206_2KV7K
JP15
12
Amber LED+
11
Amber LED-
8
PR4-
7
PR4+
6
PR2-
5
PR3-
4
PR3+
3
PR2+
2
PR1-
1
PR1+
10
Green LED-
9
Green LED+
FOX_JM34F23-SBW1
Old PCB Footprint: AMP-0-1277757-1
1 2
1
2
0.1U_0402_16V4Z
Termination plane should be copled to chassis ground and also depends on safety concern
C16
SHLD4 SHLD3
SHLD2 SHLD1
16 15
14 13
1
C17
4.7U_0805_10V4Z
2
A A
Compal Electronics, Inc.
Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SE CRET INFO RMATI ON. THIS SHEET MAY NO T BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
5
4
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
3
2
LAN Magnetic & RJ45 / RJ11
Size Document Number Rev
Custom
ECQ60 LA-2271
Date: Sheet
32 54Monday, August 09, 2004
1
of
Page 33
5
D D
WL_OFF#37
PCI_PIRQH#23
+3VS
CLK_PCI_MINI14
PCI_REQ#123 PCI_GNT#1 23
CLK_PCI_MINI
12
R289 @10_0402_5%
C C
B B
1
C338 @18P_0402_50V8K
2
WLAN_BT_DATA34
PCI_C/BE#323,28,30,31
PCI_C/BE#223,28,30,31
PCI_IRDY#23,28,30,31
PM_CLKRUN#25,28,30,31,35,37
PCI_SERR#23,28,30,31
PCI_PERR#23,28,30,31 PCI_C/BE#123,28,30,31
R257 0_0402_5%
+5VS
+5VS
W=40mils
CLK_PCI_MINI
1 2
W=30mils
4
TIP
D10 RB751V_SOD323
PCI_AD31 PCI_AD29
PCI_AD27 PCI_AD25
PCI_AD23 PCI_AD21
PCI_AD19 PCI_AD17
PCI_AD14 PCI_AD12
PCI_AD10 PCI_AD8
PCI_AD7 PCI_AD5 PCI_AD3 PCI_AD1
21
W=30mils W=40mils
JP29
112
KEY KEY
334 556 778 9910 111112 131314 151516 171718 191920 212122 232324 252526 272728 292930 313132 333334 353536 373738 393940 414142 434344 454546 474748 494950 515152 535354 555556 575758 595960 616162 636364 656566 676768 696970 717172 737374 757576 777778 797980 818182 838384 858586 878788 898990 919192 939394 959596 979798 9999100
101
101
102
103
103
104
105
105
106
107
107
108
109
109
110
111
111
112
113
113
114
115
115
116
117
117
118
119
119
120
121
121
122
123
123
124
KEYLINK_5305-4-211
RING
2 4
6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 42 44 46 48 50 52 54 56 58 60 62 64 66 68 70 72 74 76 78 80 82 84 86 88 90 92 94 96 98 100 102 104 106 108 110 112 114 116 118 120 122 124
R264 0_0402_5%
3
W=30mils
W=40mils
PCIRST#
W=40mils
1 2
PCI_AD30 PCI_AD28
PCI_AD26 PCI_AD24
1 2
R254 100_0402_5%
PCI_AD22 PCI_AD20
PCI_AD18 PCI_AD16
PCI_AD15 PCI_AD13 PCI_AD11
PCI_AD9
PCI_AD6 PCI_AD4 PCI_AD2 PCI_AD0
PCI_AD18
+5VS
PCI_PIRQG# 23 +3V
PCIRST# 23,28,30,31,38
MINI_LAN_PME# 28,30,31,37 WLAN_BT_CLK 34
IDSEL : AD18
PCI_PAR 2 3 ,28,30,31
PCI_FRAME# 23, 28,30,31 PCI_T R D Y # 23,28,30,31 PCI_STOP# 23,28,30,31
PCI_DEVSEL# 23, 28,30,31
PCI_C/BE#0 23,28,30,31
+3V
2
+3VS
1
C286
0.1U_0402_16V4Z
2
1
C349
0.1U_0402_16V4Z
2
1
C233
0.1U_0402_16V4Z
2
1
+3VS
C299
4.7U_0805_10V4Z
2
+5VS
1
C234
4.7U_0805_10V4Z
2
+3V
1
C339 1U_0603_10V4Z
2
1
C325
0.1U_0402_16V4Z
2
1
C264 1000P_0402_50V7K
2
1
C335 1000P_0402_50V7K
2
1
1
C274 1000P_0402_50V7K
2
1
C344 1000P_0402_50V7K
2
PCI_AD[0..31]23,28,30,31
A A
5
PCI_AD[0..31]
Compal Electronics, Inc.
Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SE CRET INFO RMATI ON. THIS SHEET MAY NO T BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
4
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
3
2
Mini PCI Slot1
Size Document Number Rev
Custom
ECQ60 LA-2271
Date: Sheet
33 54Monday, August 09, 2004
1
of
Page 34
5
4
3
2
1
+USB_CS +3VALW
+5VALW
USBEN#
1
R402
C477
0.1U_0402_16V4Z
2
12
C448 150U_D2_6.3VM
USBP6-25
USBP6­USBP6+
+
D D
@100K_0402_5%
C C
U37
1
GND
2
IN
3
IN
4
EN#
G528_SO8
+USB_CS +USB_CS
470P_0402_50V7K
1
2
C691 2.2P_0402_50V8C C695 2.2P_0402_50V8C
1
C461
2
USBP6­USBP6+ USBP4+
1 2 1 2
8
OUT
7
OUT
6
OUT
5
FLG
2004/06/10 2004/06/10
JP18
1 2 3 4
SUYIN_020173MR004S312ZL
12
R539 10K_0402_5%
1 2
R541 10K_0402_5%
R407
@100K_0402_5%
12
1 2
R496 0_0402_5%
1
C707
0.1U_0402_16V4Z
2
C526 150U_D2_6.3VM
USBP4-25
USBP4+25
470P_0402_50V7K
1
+
2
USBP4-
USBP4­USBP4+
USB_OC6# 25 USB_OC4# 25
1
C535
2
JP21
1 2 3 4
SUYIN_020173MR004S312ZL
C692 2.2P_0402_50V8C
1 2 1 2
C696 2.2P_0402_50V8C
C440
0.1U_0402_16V4Z
SYSON#43,50
@100K_0402_5%
2004/06/09
12
R401
12
+5VALW
C465
USBEN#
1
+
2
1 2
R394 0_0402_5%
150U_D2_6.3VM
USBP0-25
USBP0+25USBP6+25
U31
1
GND
2
IN
3
IN
4
EN#
G528_SO8
+USB_AS +USB_AS
470P_0402_50V7K
1
C451
2
USBP0­USBP0+
SUYIN_020173MR004S312ZL
USBP0-
C693 2.2P_0402_50V8C
USBP0+
1 2
C697 2.2P_0402_50V8C
1 2
JP19
1 2 3 4
OUT OUT OUT
FLG
8 7 6 5
+3VALW+USB_AS
12
R538 10K_0402_5%
R540 10K_0402_5%
R10
@100K_0402_5%
1 2
12
150U_D2_6.3VM
USBP2-25
USBP2+25
1 2
R497 0_0402_5%
1
C706
0.1U_0402_16V4Z
2
1
+
C15
C432
2
470P_0402_50V7K
USBP2-
C694 2.2P_0402_50V8C
USBP2+
C698 2.2P_0402_50V8C
1
2
USBP2­USBP2+
SUYIN_020173MR004S312ZL
1 2 1 2
USB_OC2# 25 USB_OC0# 25
JP16
1 2 3 4
2004/06/042004/06/09
2
WLAN_BT_DATA WLAN_BT_CLK
C672 100P_0402_50V8K
1 2
C673 100P_0402_50V8K
1 2
Bluetooth Conn.
+3VALW +3VAUX_BT
1
C566 1U_0603_10V4Z
2
BT_ON#37
BT_ON#
+3VAUX_BT
WLAN_BT_DATA33
WLAN_BT_CLK33
Compal Electronics, Inc.
Title
Size Document Number Rev
Custom
Date: Sheet
Q42 AO3413_SOT23
D
S
13
1
G
2
C568
0.1U_0402_16V4Z
2
USBP1+25
USBP1-25
1000P_0402_50V7K
USBP1+ USBP1-
WLAN_BT_DATA WLAN_BT_CLK
USB / FIR / BT / TV
ECQ60 LA-2271
1
C569
2
ACES_87213-0800
JP5
1 2 3 4 5 6 7 8
1
1
C567
4.7U_0805_10V4Z
2
1 2 3 4 5 6 7 8
34 54Monday, August 09, 2004
of
USBP1-
C699 2.2P_0402_50V8C
1 2
USBP1+
C700 2.2P_0402_50V8C
B B
1 2
TV-Tunner Module Connector
+5VS_TV
+5VS
F2 1A_6VDC_MINISMDC110
2 1
1
+
C424 150U_D2_6.3VM
2
USBP3+ 25 USBP3- 25
FIR Module
2004/07/12
Vishay populate two 4.7 Ohm resistor Agilent populate one 4.7 Ohm resistor
(60mil)
+3VS
Vishay = 47 Ohm Agilent = 0 Ohm
1
C24
A A
2
10U_0805_10V4Z
R13 0_1206_5%
1 2
+IR_3VS
(30mil)
1
C28
0.1U_0402_16V4Z
2
5
IRRX35
IRRX IRMODE
+3VS
2 4 6 8
SD/MODE: SHUTDOWN MODE, HIGH ACTIVE MODE: HIGH/LOW SPEED SELECT
R392
4.7_1206_5%
1 2 1 2
R393 @4.7_1206_5%
IR1
IRED_C
SD/MODE
RXD VCC GND
HSDL-3603-007_9P
IRED_A
TXD
MODE
GND
1 3 5 7 9
4
+IR_ANODE
(60mil)
IRTXOUT
C433
1 2
+
@150U_D2_6.3VM
IRTXOUT 35 IRMODE 35
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SE CRET INFO RMATI ON. THIS SHEET MAY NO T BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
C709 0.1U_0402_16V4Z
12
C710 68P_0402_50V8K
12
JP33
SUYIN_200275MR009G130ZL
3
BATT+ BATT+
SMD SMC GND GND
1 2
3
TS
4 5 6 7
Page 35
5
4
3
2
1
SUPER I/O SMsC LPC47N217
+5VS
D D
RXD1 TXD1 DSR#1 RTS#1 CTS#1 DTR#1 RI#1 DCD#1
DCD#1 RI#1 CTS#1 DSR#1
+3VS
RP2
1 8 2 7 3 6 4 5
4.7K_1206_8P4R_5%
JP4
@ACES_85201-1005
1 2 3 4 5 6 7 8 9 10
LPC_AD024,37,38 LPC_AD124,37,38 LPC_AD224,37,38
C C
PLTRST#7,15,21,23,27,30,37
+3VS
R168 10K_0402_5%
R196 1K_0402_5%
B B
12
+3VS
12
R204 @10_0402_5%
1
C228 @18P_0402_50V8K
2
R207 10K_0402_5%
+3VS
1 2
R192 10K_0402_5%
R184 10K_0402_5%
CLK_14M_SIOCLK_PCI_SIO
12
1
2
LPC_AD324,37,38
LPC_FRAME#24,37,38
LPC_DRQ#124
1 2
PM_CLKRUN#25,28,30,31,33,37
CLK_PCI_SIO14
SERIRQ25,28,37
CLK_14M_SIO14
1 2 1 2
R171 @10_0402_5%
C210 @10P_0402_50V8K
Base I/O Address
0 = 02Eh
*
1 = 04Eh
LPC_AD0 LPC_AD1 LPC_AD2 LPC_AD3
LPC_FRAME# LPC_DRQ#1
PLTRST# SIO_PD#
PM_CLKRUN# CLK_PCI_SIO SERIRQ SIO_PME#
CLK_14M_SIO
SIO_GPIO11 SIO_SMI# SIO_IRQ
U12
10
LAD0
12
LAD1
13
LAD2
14
LAD3
15
LFRAME#
16
LDRQ#
17
PCI_RESET#
18
LPCPD#
19
CLKRUN#
20
PCI_CLK
21
SER_IRQ
6
IO_PME#
9
CLK14
CLOCK
23
GPIO40
24
GPIO41
25
GPIO42
27
GPIO43
28
GPIO44
29
GPIO45
30
GPIO46
31
GPIO47
32
GPIO10
33
GPIO11/SYSOPT
34
GPIO12/IO_SMI#
35
GPIO13/IRQIN1
36
GPIO14/IRQIN2
40
GPIO23
8
VSS
22
VSS
43
VSS
52
VSS
LPC47N217_STQFP64
LPC I/F
GPIO
POWER
RXD1
TXD1 DSR1# RTS1# CTS1# DTR1#
RI1#
SERIAL I/F
DCD1#
IRRX2
FIR
IRTX2
IRMODE/IRRX3
INIT#
SLCTIN#
PD0 PD1 PD2 PD3 PD4 PD5 PD6 PD7
SLCT
BUSY
PARALLEL I/F
ACK#
ERROR#
ALF#
STROBE#
VTR VCC VCC VCC VCC
PE
62 63 64 1 2 3 4 5
37 38 39
41 42 44 46 47 48 49 50 51 53 55 56 57 58 59 60 61
7 11 26 45 54
RXD1 TXD1 DSR#1 RTS#1 CTS#1 DTR#1 RI#1 DCD#1
IRRX IRTXOUT IRMODE
1
C226
2
0.1U_0402_16V4Z
0.1U_0402_16V4Z
1
2
C180
1 2
R152 1K_0402_5%
IRRX 34 IRTXOUT 34 IRMODE 34
Populate 1K Ohm when no FIR.
IRRX
1 2
R172 10K_0402_5%
+3VS
A A
Compal Electronics, Inc.
Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SE CRET INFO RMATI ON. THIS SHEET MAY NO T BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
5
4
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
3
2
SUPER I/O LPC47N217
Size Document Number Rev
Custom
ECQ60 LA-2271
Date: Sheet
35 54Monday, August 09, 2004
1
of
Page 36
5
D D
C C
+3V
1 2
+3VS
ICH_SDOUT_MDC24
ICH_RST_MDC#24
R174
0_0402_5%
4
(0_0603_5%)
L19
1 2
CHB1608B121_0603
+3V_MDC +3VS_MDC
JP22
1
MONO_OUT/PC_BEEP
3
GND
5
AUXA_RIGHT
7
AUXA_LEFT
9
CD_GND
11
CD_RIGHT
13
CD_LEFT
15
GND
17
3.3Vaux
19
GND
21
3.3Vmain
23
AC97_SDATA_OUT
25
AC97_RESET#
27
GND
29
AC97_MSTRCLK
ACES_88021-3000
1
C212 1U_0603_10V4Z
2
AUDIO_PWDN
MONO_PHONE
Bluetooth Enable
PRIMARY DN
AC97_SDATA_IN1 AC97_SDATA_IN0
AC97_BITCLK
MDC CONN.
+3VS_MDC
3
GND
+5V
USB Data+
USB Data-
5Vd
GND
AC97_SYNC
GND
1
C213 1U_0603_10V4Z
2
2 4 6 8 10 12 14 16 18 20 22 24 26 28 30
MD_SPK 41
+5VS_MDC
R163 10K_0402_5%
1 2
R167 0_0402_5%
1 2
22_0402_5%
+5VS_MDC+3V
L37 CHB1608B121_0603
1 2
1 2
R165 22_0402_5%
R164
1
C537 1U_0603_10V4Z
2
(0_0603_5%)
1 2
1 2
R166 @10K_0402_5%
ICH_AC_BITCLK 24,41
2
ICH_SYNC_MDC 24
ICH_AC_SDIN1 24
1
+5VS
+3VS
B B
A A
Compal Electronics, Inc.
Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SE CRET INFO RMATI ON. THIS SHEET MAY NO T BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
5
4
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
3
2
PARALLEL PORT / MDC
Size Document Number Rev
Custom
ECQ60 LA-2271
Date: Sheet
36 54Monday, August 09, 2004
1
of
Page 37
5
+3VALW
0.1U_0402_16V4Z
1
2
0.1U_0402_16V4Z
D D
C C
B B
10P_0402_50V8K
A A
C649
1
2
1 2
1
C657
0.1U_0402_16V4Z
2
ECAGND
1394_PME#28,30,31,33 PCM_PME#28,30,31,33
LAN_PME#28,30,31,33
MINI_LAN_PME#28,30,31,33
ECAGND
+5VS
+3VALW
+5VALW
C373
1
C634
C655
2
0.1U_0402_16V4Z
+3VALW+EC_AVCC
L46 FBM-L11-160808-800LMT_0603
C421
0.01U_0402_16V7K
1 2
R512 10K_0402_5%
1 2
R511 10K_0402_5%
1 2
R513 100K_0402_5%
RP58
10K_1206_8P4R_5%
RP60
10K_1206_8P4R_5%
1 2
R483 @47K_0402_5%
1 2
R488 10K_0402_5%
1 2
R486 10K_0402_5%
CRY1
1 2
R479 @20M_0603_5%
1
2
NS87591L
RaRb20M_0603_5%
120K_0402_5%
5
0.1U_0402_16V4Z
1
C620
2
CLK_PCI_LPC14
+3VALW
R455 100K_0402_5%
1 2
EC_PME#
BATT_TEMP
1 2
TP_DATA TP_CLK
LID_SW#
EC_SMI#
18
SELIO#
27
FRD#
36
FSEL#
45
EC_SMD2
18
EC_SMC2
27
EC_SMD1
36
EC_SMC1
45
ECRST_VGA#
SYSON SUSP#
Ra
CRY2
Rb
4
1
Y4
IN
OUT
32.768KHZ_12.5P_1TJS125DJ2A073
NC3NC
2
KB910 No Stuff 0_0402_5%
1
C586
2
1000P_0402_50V7K
+5VS
R480 0_0402_5%
1 2
1
C374 12P_0402_50V8J
2
EC_RST#
10K_1206_8P4R_5%
+3VALW
1
C360
1000P_0402_50V7K
2
LPC_FRAME#24,35,38
12
R444 @10_0402_5%
EC_SCI#25
1
C585 @18P_0402_50V8K
2
1
C587
0.1U_0402_16V4Z
2
+3VALW
KB910 (Must)
1 2
R510 100K_0402_5%
RP65
PS1_CLK
45
PS1_DATA
36
PS2_CLK
27
PS2_DATA
18
SERIRQ25,28,35
LPC_AD024,35,38 LPC_AD124,35,38 LPC_AD224,35,38 LPC_AD324,35,38
+3VALW
EC_RSMRST#25
4
Delete R438 (0_0402_5%) Delete R474 & R475 (0_0402_5%)
NUM_LED#39
LID_SW#39
EC_SMI#25
M_SEN15,22 WL_OFF#33 EC_SWI#25
EAPD41,42
SYSON43
SUSP#38,39,43,49
ECRST_VGA#15
PCMRST#28,29 EN_WOL#31
ENBKL15,21
BKOFF#21
FSEL#38
C588
0.1U_0402_16V4Z
CLK_PCI_LPC
1 2
R437 47K_0402_5%
R436 @0_0402_5%
EC_SCI#
1 2
EC_GA2024
EC_KBRST#24
KSI040 KSI140 KSI240 KSI340 KSI440 KSI540
FSEL#
4
+EC_VDD
1
U44
2
7
SERIRQ
8
LDRQ#
9
LFRAME#
15
LAD0
14
LAD1
13
LAD2
10
LAD3
18
KSI0 KSI1 KSI2 KSI3 KSI4 KSI5 KSI6 KSI7
KSO0 KSO1 KSO2 KSO3 KSO4 KSO5 KSO6 KSO7 KSO8 KSO9 KSO10 KSO11 KSO12 KSO13 KSO14 KSO15
CRY1 CRY2
LCLK
19
RESET1#
22
SMI#
23
PWUREQ#
31
IOPD3/ECSCI#
5
GA20/IOPB5
6
KBRST/IOPB6
71
KBSIN0
72
KBSIN1
73
KBSIN2
74
KBSIN3
77
KBSIN4
78
KBSIN5
79
KBSIN6
80
KBSIN7
49
KBSOUT0
50
KBSOUT1
51
KBSOUT2
52
KBSOUT3
53
KBSOUT4
56
KBSOUT5
57
KBSOUT6
58
KBSOUT7
59
KBSOUT8
60
KBSOUT9
61
KBSOUT10
64
KBSOUT11
65
KBSOUT12
66
KBSOUT13
67
KBSOUT14
68
KBSOUT15
105
TINT#
106
TCK
107
TDO
108
TDI
109
TMS
110
PSCLK1/IOPF0
111
PSDAT1/IOPF1
114
PSCLK2/IOPF2
115
PSDAT2/IOPF3
116
PSCLK3/IOPF4
117
PSDAT3/IOPF5
118
PSCLK4/IOPF6
119
PSDAT4/IOPF7
158
32KX1/32KCLKIN
160
32KX2
62
IOPJ2/BST0
63
IOPJ3/BST1
69
IOPJ4/BST2
70
IOPJ5/PFS
75
IOPJ6/PLI
76
IOPJ7/BRKL_RSTO
148
IOPM0/D8
149
IOPM1/D9
155
IOPM2/D10
156
IOPM3/D11
3
IOPM4/D12
4
IOPM5/D13
27
IOPM6/D14
28
IOPM7/D15
173
SEL0#
174
SEL1#
47
CLK
EC_RST#
NUM_LED#
EC_TINIT# EC_TCK EC_TDO EC_TDI EC_TMS
TP_CLK TP_DATA LID_SW#
SYSON SUSP# ECRST_VGA#
PC87591L-VPCN01 A2_LQFP176
+3VALW
16
123
136
157
VDD
VCC134VCC245VCC3
VCC4
Host interface
Key matrix scan
PORTB
PORTD-1
JTAG debug port
PS2 interface
PORTJ-2
PORTM
GND117GND235GND346GND4
GND5
GND6
122
159
167
137
L47
FBM-L11-160808-800LMT_0603
ECAGND
12
3
+EC_AVCC
DP/AD8
IOPC0
SELIO#
IOPD4 IOPD5 IOPD6 IOPD7
AD0 AD1 AD2 AD3
DA0 DA1 DA2 DA3
98
1
C627
0.1U_0402_16V4Z
2
BATT_TEMP
81
INTERNET#
82 83 84
E-MAIL#
87
USER_BTN1#
88
AMEX_ON#
89
AD_BID0
90
USER_BTN2#
93 94
99 100 101 102
INVT_PWM
32 33 36 37 38 39 40 43
KSO16
153
KSO17
154
EC_USCLK
162
EC_SMC1
163
EC_SMD1
164
PLTRST#
165 168
EC_SMC2
169
EC_SMD2
170 171
EC_PME#
172 175 176 1
26
RCIRRX
29 30
2 44 24 25
KBA0
124
KBA1
125
KBA2
126
KBA3
127
KBA4
128
KBA5
131
KBA6
132
KBA7
133
ADB0
138
ADB1
139
ADB2
140
ADB3
141
ADB4
144
ADB5
145
ADB6
146
ADB7
147
FRD#
150 151
SELIO#
152 41
42 54 55
KBA8
143
KBA9
142
KBA10
135
KBA11
134
KBA12
130
KBA13
129
KBA14
121
KBA15
120
KBA16
113
KBA17
112
KBA18
104
KBA19
103 48
WL_LED# PWR_LED#
BT_LED# BATT_DISCHG_LED# BATT_CHGI_LED#
EC_SCI#
95
166
VCC5
VCC6
AD Input
DA output
PWM or PORTA
IOPB7/RING/PFAIL/RESET2
PORTC
IOPD2/EXWINT24/RESET2
PORTE
IOPE7/CLKRUN/EXWINT46
PORTH
PORTI
PORTJ-1
PORTD-2
PORTK
PORTL
AGND
GND7
96
R44610K_0402_5%
12
161
AVCC
VBAT
IOPE0AD4 IOPE1/AD5 IOPE2/AD6 IOPE3/AD7
DN/AD9
IOPA0/PWM0 IOPA1/PWM1 IOPA2/PWM2 IOPA3/PWM3 IOPA4/PWM4 IOPA5/PWM5 IOPA6/PWM6 IOPA7/PWM7
IOPB0/URXD
IOPB1/UTXD
IOPB2/USCLK
IOPB3/SCL1
IOPB4/SDA1
IOPC1/SCL2 IOPC2/SDA2
IOPC3/TA1
IOPC4/TB1/EXWINT22
IOPC5/TA2
IOPC6/TB2/EXWINT23
IOPC7/CLKOUT
IOPD0/RI1/EXWINT20 IOPD1/RI2/EXWINT21
IOPE4/SWIN
IOPE5/EXWINT40
IOPE6/LPCPD/EXWIN45
IOPH0/A0/ENV0
IOPH1/A1/ENV1 IOPH2/A2/BADDR0 IOPH3/A3/BADDR1
IOPH4/A4/TRIS
IOPH5/A5/SHBM
IOPH6/A6 IOPH7/A7
IOPI0/D0 IOPI1/D1 IOPI2/D2 IOPI3/D3 IOPI4/D4 IOPI5/D5 IOPI6/D6 IOPI7/D7
IOPJ0/RD
IOPJ1/WR0
IOPK0/A8
IOPK1/A9 IOPK2/A10 IOPK3/A11 IOPK4/A12
IOPK5/A13_BE0 IOPK6/A14_BE1
IOPK7/A15_CBRD
IOPL0/A16 IOPL1/A17 IOPL2/A18 IOPL3/A19
IOPL4/WR1#
NC212NC320NC421NC585NC686NC791NC892NC997NC10
NC1
11
1 2
R443 0_0402_5%
1 2
R445 100K_0402_5%
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONIC S, INC. AND CONTAI NS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTOD Y OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER TH IS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSEN T OF COMPAL ELECTRONICS, INC.
3
+3VALW
1 2
R531 @0_0402_5%
KBA4 38,40 KBA6 38,40
93/04/28
BATT_TEMP 46
INTERNET# 39
BATT_OVP 47
E-MAIL# 39 USER_BTN1# 39 AMEX_ON# 40
USER_BTN2# 39
DAC_BRIG 21
EN_DFAN2 40
IREF 47
EN_DFAN1 40 INVT_PWM 21
BEEP# 41 LCM_LED# 40 ACOFF 47
MUTE_WOOFER# 42 EC_ON 39 EC_LID_OUT# 25
KSO16 40 KSO17 40
EC_SMC1 15,38,46 EC_SMD1 15,38,46 PLTRST# 7,15,21,23,27,30,35
PBTN_OUT# 25 EC_SMC2 5 EC_SMD2 5 FAN_SPEED1 40
EC_THERM# 25 FAN_SPEED2 40 BT_ON# 34
ACIN 25,45,48 RCIRRX 40 PM_SLP_S3# 25
ON/OFF# 39 PM_SLP_S5# 25 EC_PROCHOT# 45
FRD# 38 FWR# 38
SELIO# 40 PWRON_LED# 39
EN_DFAN3 40 CAPS_LED# 39 E-MAIL_LED# 39
FSTCHG 47
WL_LED# 40 PWR_LED# 40 PWR_SUSP_LED# 40 BT_LED# 40 BATT_DISCHG_LED# 40 BATT_CHGI_LED# 40
FAN_SPEED3 40
2
USER_BTN2# USER_BTN1# E-MAIL# INTERNET#
AMEX_ON#
RP41
1 8 2 7 3 6 4 5
100K_1206_8P4R_5%
1 2
R501 100K_0402_5%
R357 100K_0402_5%
1 2
C409
0.22U_0603_16V4Z
BADDR1(KBA3) BADDR0(KBA2)
*
KB910 (Reserved)
PM_CLKRUN# 25,28,30,31,33,35
KB910
2
KBA[0..19] ADB[0..7]
+3VALW
Analog Board ID definition
12
Please see page 3
R508 100K_0402_5%
Ra
R509 33K_0402_5%
Rb
93/05/17
1 2
1 2
+3VALW
KBA[0..19]38,40
ADB[0..7]38,40
ADP_I 47
I/O Address
Index 0 0
0 1 01
2E 2F
4E
(HCFGBAH, HCFGBAL) (HCFGBAH, HCFGBAL)+1
11
0 1
1
KBA0
R502 @1K_0402_5%
KBA1
R503 1K_0402_5%
KBA2
R504 @1K_0402_5%
1 2 3 4 5 6 7 8
9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
ACES_85202-2405
ENV1 (KBA1)
0 1
1
1 2
1 2
1 2
+5VALW
JP9
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
ENV0 (KBA0) TRIS (KBA4)
IRE OBD 0 DEV 0 PROG
SHBM(KBA5)=1: Enable shared memory with host BIOS TRIS(KBA4)=1: While in IRE and OBD, float all the signals for clip-on ISE use
1 2
R514 @1K_0402_5%
PLTRST#
1 2
R473 100K_0402_5%
RCIRRX
1 2
R442 @100K_0402_5%
KeyBoard Connector
(Left)
KSO0 KSO1 KSO2 KSO3 KSO4 KSO5 KSO6 KSO7 KSO8 KSO9 KSO10 KSO11 KSO12 KSO13 KSI0 KSI1 KSO14 KSI2 KSI3 KSI4 KSO15 KSI5 KSI6 KSI7
(Right)
Touch Pad Board
+5VS
JP8
TP_CLK TP_DATA
1 2 3 4
ACES_85201-0405
Compal Electronics, Inc.
Title
EC KB910
Size Docu m e n t N umber Rev
Custom
ECQ60 LA-2271
Date: Sheet
1
AD_BID0
1
C656
0.1U_0402_16V4Z
2
Reserved
+3VALW
EC_TINIT#
EC_TCK EC_TDO EC_TDI EC_TMS
KSO16 KSO17 EC_USCLK
1
Data
4F
0 0 0 0
12
R505 1K_0402_5%
KB910 (Reserved)
12
R506 @1K_0402_5%
12
R507 1K_0402_5%
CP1
KSO0
8 1
KSO1
7
KSO2
6
KSO3
100P_1206_8P4C_50V8
CP2
KSO4
8 1
KSO5
7
KSO6
6
KSO7
100P_1206_8P4C_50V8
CP3
KSO8
8 1
KSO9
7
KSO10
6
KSO11
100P_1206_8P4C_50V8
CP4
KSO12
8 1
KSO13
7
KSI0
6
KSI1
100P_1206_8P4C_50V8
CP5
KSO14
8 1
KSI2
7
KSI3
6
KSI4
100P_1206_8P4C_50V8
CP6
KSO15
8 1
KSI5
7
KSI6
6
KSI7
100P_1206_8P4C_50V8
For EC Tools
+5VALW
@ACES_85201-1005
37 54Monday, August 09, 2004
KBA3
KBA4
KBA5
2 3 45
2 3 45
2 3 45
2 3 45
2 3 45
2 3 45
JP10
1 2 3 4 5 6 7 8 9 10
1A
of
Page 38
5
H11
H6
1
CF14
1
SMDC40M80
CF11
1
SMDC40M80
CF18
1
SMDC40M80
CF5
1
SMDC40M80
H_S354D118
H_C315D165
H20
1
H9
CF19
1
SMDC40M80
CF10
1
SMDC40M80
CF21
1
SMDC40M80
CF7
1
SMDC40M80
H_S354D118
H_C315D165
1
SMDC40M80
1
SMDC40M80
1
SMDC40M80
1
SMDC40M80
H2
1
H13
CF16
CF12
CF1
CF4
H_S354D118
H_C315D165
CF6
1
SMDC40M80
CF8
1
SMDC40M80
CF23
1
SMDC40M80
CF24
1
SMDC40M80
H3
1
H14
H_S354D118
H_C315D165
CF13
1
SMDC40M80
CF20
1
SMDC40M80
D D
CF15
1
SMDC40M80
CF2
1
SMDC40M80
H1
H_S354D118
CF22
1
SMDC40M80
CF9
1
SMDC40M80
CF17
1
SMDC40M80
CF3
1
SMDC40M80
H_S354D118
1
H12
H_C315D165
H_C315D165
4
FD1
1
FIDUCAL
FD4
1
FIDUCAL
FD3
1
FIDUCAL
FD6
1
FIDUCAL
FD2
1
FIDUCAL
FD5
1
FIDUCAL
3
2
1
For LPC Debug Card
R516 @0_0402_5%
CLK_PCI_PCM14,28
H4
1
H5
H10
H_S354D118
1
H18
H_C315D165
H25
H_S354D118
1
H22
H_S354D118
1
H21
H_S354D118
1
H23
H_S354D118
LPC_AD024,35,37 LPC_AD124,35,37 LPC_AD224,35,37 LPC_AD324,35,37
LPC_FRAME#24,35,37
PCIRST#23,28,30,31,33
1 2
+3VS
PCLK_80H
JP34
1 2 3 4 5 6 7 8 9 10
@ACES_85201-1005
VCC0 VCC1
RP#
READY/BUSY#
NC0 NC1
GND0 GND1
1
+3VALW
5
P
4
U29
I0
O
I1
G
3
EC_SMC115,37,46 EC_SMD115,37,46
FWE#
TC7SH32FU_SSOP5
**
31 30
ADB0
25
D0 D1 D2 D3 D4 D5 D6 D7
NC
26 27 28 32 33 34 35
10 11 12 29 38
23 39
ADB1 ADB2KBA6
ADB4 ADB5 ADB6 ADB7
1 2
R500 @100K_0402_5%
+3VALW
1
C416 @0.1U_0402_16V4Z
2
+3VALW
+3VALW
12
R372 100K_0402_5%
2 1
+5VALW
1 2
2
G
1 3
D
S
Q35 2N7002_SOT23
FWR# 37
C597
0.1U_0402_16V4Z
U43
8
VCC
7
WP
6
SCL
5
SDA
GND
AT24C16N-10SI-2.7_SO8
A0 A1 A2
1 2 3 4
SUSP# 37,39,43,49
EC_FLASH# 25
+5VALW
12
R450 100K_0402_5%
12
R454 100K_0402_5%
H_C315D165
KBA[0..19] ADB[0..7]
1
H17
1
H_O181X165D181X165N
1
H19
1
1
H8
C C
H_C315D165
1
H24
H_C126D126N
1
B B
1
H16
H_C315D165
1
KBA[0..19]37,40
ADB[0..7]37,40
1
H7
H_C315D165
1
H15
H_C197D197N
1
512KB Flash ROM
KBA18 KBA16 KBA15 KBA17 KBA12 KBA14 KBA7 KBA13 KBA6 KBA8 KBA5 KBA9 KBA4 KBA11 KBA3 FRD# KBA2 KBA10 KBA1 FSEL# KBA0 ADB0 ADB6 ADB1 ADB2 ADB4
A A
U26
1
NC
2
A16
3
A15
4
A12
5
A7
6
A6
7
A5
8
A4
9
A3
10
A2
11
A1
12
A0
13
DQ0
14
DQ1
15
DQ2
16
VSS
29F040/SST39VF040_PLCC
VCC WE*
A17 A14 A13
A11 OE* A10
CE* DQ7 DQ6 DQ5 DQ4 DQ3
32 31 30 29 28 27
A8
26
A9
25 24 23 22 21 20 19 18 17
1 2
FWE# ADB3
ADB7 ADB5 ADB3
1
C651
0.1U_0402_16V4Z
+3VALW
FRD# 37 FSEL# 37
H26
H_C165D165N
1
1
H27
H_S354D118
1
KBA0 KBA1 KBA2 KBA3 KBA4 KBA5
KBA7 KBA8 KBA9 KBA10 KBA11 KBA12 KBA13 KBA14 KBA15 KBA16 KBA17 KBA18 KBA19
FSEL# FRD# FWE#
1MB Flash ROM
U23
21
A0
20
A1
19
A2
18
A3
17
A4
16
A5
15
A6
14
A7
8
A8
7
A9
36
A10
6
A11
5
A12
4
A13
3
A14
2
A15
1
A16
40
A17
13
A18
37
A19
22
CE#
24
OE#
9
WE#
@SST39VF080-70_TSOP40
Compal Electronics, Inc.
Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SE CRET INFO RMATI ON. THIS SHEET MAY NO T BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
5
4
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
3
2
BIOS & EXT. I/O PORT
Size Document Number Rev
Custom
ECQ60 LA-2271
Date: Sheet
38 54Monday, August 09, 2004
1
of
Page 39
5
4
3
2
1
Power BTNPower ON Circuit
+3VS
+3V
R374 300K_0402_5%
D D
@2N7002_SOT23
SUSP43,50
C C
Q34
13
2
G
R358 100K_0402_5%
SUSP#
1 2
2200P_0402_50V7K
12
2
D
1
S
1
C403
2
U25A
SN74LVC14APWLE_TSSOP14
14
P
1
C423 1U_0603_10V6K
5
2
O
I
G
7
+3V +3V
U25C
14
SN74LVC14APWLE_TSSOP14
P
6
O
I
G
7
+3V
14
U25B SN74LVC14APWLE_TSSOP14
P
3
O4I
G
7
14
U25D
P
9
O8I
G
SN74LVC14APWLE_TSSOP14
7
R351 @0_0402_5%
SUSP#
R354 0_0402_5%
12
R365 100K_0402_5%
1 2
1 2
SYS_PWROK 7,25
12
R350 100K_0402_5%
VS_ON 44SUSP#37,38,43,49
LED Indicator
+5VS+5VS+5VS
12
R30
360_0402_5%
U4
HT-170UYG-DT GRN_0805
B B
IDE_LED#27 CR_LED# 40
21
10K_0402_5%
HT-170UYG-DT GRN_0805
360_0402_5%
+3VS
12
R14
HT-170UYG-DT GRN_0805
B
2
E
3 1
Q6
MMBT3904_SOT23
12
R15
21
U6
HT-170UYG-DT GRN_0805
+5VS
R31
360_0402_5%
U5
C
360_0402_5%
NUM_LED#37CAPS_LED#37E-MAIL_LED#37
12
21
12
R16
21
U7
+3VS
12
R12 10K_0402_5%
2
B
E
31
C
Q5 MMBT3904_SOT23
HT-170UYG-DT GRN_0805
PWRON_LED#37
+3VS
12
R11 10K_0402_5%
R9
360_0402_5%
U1
RTC Battery
BATT1
ML1220T13RE
+5VS
12
21
SW6 EVQPLHA15_4P
12
+RTCVCC
+RTCPWR
3
1
D21 BAS40-04_SOT23
2
CHGRTC
3 4
EC_ON37
5
6
1 2
R286
4.7K_0402_5%
EC_ON
13
D
S
ON/OFFBTN#
+3VALW
12
2
G
Q21 @2N7002_SOT23
E-Mail_BTN Internet_BTN
SW2 EVQPLHA15_4P
3 4
5
1 2
6
E-MAIL# 37
SW5 EVQPLHA15_4P
3 4
USER_BTN1 USER_BTN2
SW3 EVQPLHA15_4P
3 4
5
1 2
6
USER_BTN1# 37 USER_BTN2# 37
SW4 EVQPLHA15_4P
3 4
1 2
R296 33K_0402_5%
DTC124EK_SOT23
1 2
5
6
1 2
5
6
D7
1
DAN202U_SC70
SW1
1 2
FR2283_2P
+3VALW
3 2
13
22K
2
22K
Q22
INTERNET# 37
LID_Switch
LID_SW#
12
R292 100K_0402_5%
51ON#
1
C351
2
1000P_0402_50V7K
J4
2 1
JUMP_43X79
Place at Bottom side
ON/OFFBTN#
LID_SW# 37
ON/OFF# 37 51ON# 40,46
12
D9 RLZ20A_LL34
A A
Compal Electronics, Inc.
Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SE CRET INFO RMATI ON. THIS SHEET MAY NO T BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
5
4
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
3
2
Power OK/Reset/RTC battery
Size Document Number Rev
Custom
ECQ60 LA-2271
Date: Sheet
39 54Monday, August 09, 2004
1
of
Page 40
5
4
3
2
1
+5VS
Fan2 Control circuitFan1 Control circuit
D D
C C
B B
+5VS
+3VS
1 2
R542 @0_0603_5%
1 2
R543 0_0603_5%
1 2
R544 0_0603_5%
1 2
R545 @0_0603_5%
5
+5VALW
A A
+3VALW
+12VALW
1 2
8
C62
0.1U_0402_16V4Z
P
3
+IN
1
OUT
2
-IN G
U9A LM358A_SO8
4
1 2
C45 @2200P_0402_50V7K
1 2
R33 120K_0402_5%
R32 100K_0402_5%
1 2
93/05/16
FAN_SPEED137
+3VS
12
R399 10K_0402_5%
Fan3 Control circuit
+12VALW
8
U17A
P
EN_DFAN337
12
R403 100K_0402_5%
CARD READER CONNECTOR
USBP7+25 USBP7-25
CR_LED#39
USBP7+ USBP7-
3
+IN
1
OUT
2
-IN G
LM358A_SO8
4
12
R404 120K_0402_5%
93/05/16
U17B
5
+IN
7
OUT
6
-IN
LM358A_SO8
+5VS_CR USBP7+ USBP7-
+3VS_CR
C704 2.2P_0402_50V8C
1 2
C705 2.2P_0402_50V8C
1 2
JP7
1
1
2
2
3
3
4
4
5
5
6
6
ACES_85204-0600
93/06/09
93/05/16
4
3
+3VS
1
G
EN_FAN3
FAN_SPEED337
6
2
Q45
D
SI3456DV-T1_TSOP6
AO6400 AO6400
S
4 5
D4
RB751V_SOD323
2 1
1
C442 @1000P_0402_50V7K
2
1 2
R439 10K_0402_5%
1 2
C52 22U_1206_10V4Z
1 2
C439 @1000P_0402_50V7K
JP17
1 2 3
ACES_85205-0300
+5VS
6
2
1
D
G
3
S
AO6400
4 5
FAN3
93/05/16
1
C152 @1000P_0402_50V7K
2
Q40 SI3456DV-T1_TSOP6
C525 @1000P_0402_50V7K
1 2
D19 RB751V_SOD323
2 1
JP3
1 2 3
ACES_85204-0300
Change Pin Order
EN_DFAN237EN_DFA N137
93/06/04
KSO16 KSO17 KSI0 KSI1 KSI2 KSI3 KSI4 KSI5
BT_ENABLE WL_ENABLE EC_PLAYBTN# EC_STOPBTN# EC_REVBTN# EC_FRDBTN#
LEFT# RIGHT# ENTER# VOLUME_UP# VOLUME_DOWN#
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SE CRET INFO RMATI ON. THIS SHEET MAY NO T BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
3
+5VALW
PWR_LED#
KSI2 KSI3 KSI4 KSI5 KSO17 KSI0 KSI1 KSO16
5
+IN
OUT
6
-IN
U9B LM358A_SO8
1 2
C385 @2200P_0402_50V7K
1 2
R60 120K_0402_5%
93/05/16
R62 100K_0402_5%
1 2
FAN_SPEED237
ADB[0..7]37,38
BATT_CHGI_LED# BATT_DISCHG_LED# PWR_LED# PWR_SUSP_LED# BT_LED# WL_LED# KSO16 KSI0 KSI1
C674 100P_0402_50V8K
ADB0 ADB1 ADB2 ADB3 ADB4 ADB5 ADB6 ADB7
1 2
C675 100P_0402_50V8K
1 2
C676 100P_0402_50V8K
1 2
C677 100P_0402_50V8K
1 2
C678 100P_0402_50V8K
1 2
C679 100P_0402_50V8K
1 2
C680 100P_0402_50V8K
1 2
C681 100P_0402_50V8K
1 2
C682 100P_0402_50V8K
1 2
C683 100P_0402_50V8K
1 2
C684 100P_0402_50V8K
1 2
C685 100P_0402_50V8K
1 2
C686 100P_0402_50V8K
1 2
C687 100P_0402_50V8K
1 2
C688 100P_0402_50V8K
1 2
C689 100P_0402_50V8K
1 2
C690 100P_0402_50V8K
1 2
7
EN_FAN2EN_FAN1
+3VS
12
R349 10K_0402_5%
ADB[0..7]
JP35
14
14
13
13
12
12
11
11
10
10
9
9
8
8
7
7
6
6
5
5
4
4
3
3
2
2
1
1
@ACES_85201-1405
2
+5VS
6
2
1
Q46
D
4 5
2 1
SI3456DV-T1_TSOP6
S
FAN2FAN1
D11
RB751V_SOD323
1
C382 @1000P_0402_50V7K
2
1 2
C410 22U_1206_10V4Z
1 2
C378 @1000P_0402_50V7K
JP31
1 2 3
ACES_85205-0300
G
3
93/05/16
AMEX# to support Instant On Media Play.
D24
AMEX#
+5VALW
BATT_CHGI_LED#37
BATT_DISCHG_LED#37
PWR_LED#37
PWR_SUSP_LED#37
BT_LED#37 WL_LED#37
KSO1637 KSI037 KSI137
RCIRRX37
KSI237 KSI337 KSI437 KSI537 KSO1737
LCM_LED#37
SELIO#37 KBA437,38 KBA637,38
+3VALW
SELIO# KBA4 KBA6
Compal Electronics, Inc.
Title
FAN Control Circuit
Size Document Number Rev
Custom
ECQ60 LA-2271
Date: Sheet
3
1
2
DAN202U_SC70
ADB0 ADB1 ADB2 ADB3 ADB4 ADB5 ADB6 ADB7
BATT_CHGI_LED# BATT_DISCHG_LED# PWR_LED# PWR_SUSP_LED# BT_LED# WL_LED# KSO16 KSI0 KSI1
KSI2 KSI3 KSI4 KSI5 KSO17 AMEX#
SELIO# KBA4 KBA6
C701 100P_0402_50V8K
1 2
C702 100P_0402_50V8K
1 2
C703 100P_0402_50V8K
1 2
JP6
38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
9 8 7 6 5 4 3 2 1
ACES_85201-3802
1
AMEX_ON# 37
51ON# 39,46
38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
40 54Monday, August 09, 2004
of
Page 41
5
4
3
2
1
AC97 Codec
L29
KC FBM-L11-201209-221LMAT_0805
1 2
L30
KC FBM-L11-201209-221LMAT_0805
+5VS
C376
D D
C C
B B
A A
10U_0805_10V4Z
CD_AGND27
INT_CD_L27
INT_CD_R27
1 2
1
2
MD_SPK36
1 2
R269 20K_0402_5%
12
R310 @0_0402_5%
5
22U_1206_10V4Z
CD_GNA
12
R280
6.8K_0402_5%
+5VAMP
4
1
C395
1 2
R281 6.8K_0402_5%
1 2
R279 6.8K_0402_5%
1 2
R270 20K_0402_5%
1 2
R268 20K_0402_5%
1 2
1 2
R274 2.4K_0402_5%
1 2
R275 10K_0402_5%
2
2
8
C336
0.01U_0402_16V7K
ICH_RST_AUDIO#24 ICH_SYNC_AUDIO24 ICH_SDOUT_AUDIO24
U24
VIN DELAY
VOUT
SENSE or ADJ ERROR7CNOISE SD
SI9182DH-AD_MSOP8
C355
0.1U_0402_16V4Z
GND
5 6 1 3
1
2
1
C393
0.1U_0402_16V4Z
2
1
C371 10U_0805_10V4Z
2
+VDDA
12
R340 150K_0402_5%
12
R339 51K_0603_1%
+VDDA
For ALC250 disable HW EQ when Headphone plug.
R449
NBA_PLUG42
MIC42
Ra
Ra
Stuff
No-Stuff
LINE_IN_L42 LINE_IN_R42
MIC
12
R337 0_0402_5%
MODE
14.318MHz External
24.576MHz Crystal or External Colck
4
0_0402_5%
1 2
C334 1U_0603_10V4Z
HP_SENSE
1 2
C592 @0.1U_0402_16V4Z
1 2
C329
1 2
C328
CD_L_R
1 2
C333
CD_R_R
1 2
C331
CD_GNA
1 2
C332
1 2
C330
1 2
MONO_IN
1 2
R452 100_0402_5%
EAPD37,42
SPDIFO42
1U_0603_10V4Z 1U_0603_10V4Z 1U_0603_10V4Z 1U_0603_10V4Z 1U_0603_10V4Z 1U_0603_10V4Z
C_MD_SPK
+VDDA
1
C377 10U_0805_10V4Z
2
PCM_SPK#28
1 2
L28
CHB2012U170_0805
U20
14 15 16 17 23 24 18 20 19
C_MIC
21 22 13 12
11 10
5
45 46
47 48
4 7
+AVDD_AC97
BEEP#37
+3V
1
5
U48
P
NC
4
A2Y
G
SN74LVC1G14DCKR_SC70-5
3
+3V
+3V
5
A2Y
3
@SN74AHCT1G125GW_SOT353-5
12
R366
OE#
4
@100K_0402_5%
R360 @8.2K_0402_5%
1 2
SPKR25
1
P
G
U45
+3V
14
U25E SN74LVC14APWLE_TSSOP14
P
11
O
I
G
+3V POWER
1
C648
7
@0.22U_0603_16V4Z
2
+3V
14
P
13
I
G
1 2
7
1000P_0402_50V7K
12
1000P_0402_50V7K C361
4.7U_0805_10V4Z
4.7U_0805_10V4Z
1 2
C612 10P_0402_50V8K
1 2
R457 @10K_0402_5%
12
R327
12
+3VS
HP_OUT_L 42 HP_OUT_R 42
XTL_IN_14M
1
2
X2
C359
@22P_0402_50V8J
12
+AUD_VREF
1
1
C621
C357
2
C625 C618
C366
1 2 1 2
@1M_0402_5%
12
C613
10U_0805_10V4Z
1 2 1 2 1 2
C609 1000P_0402_50V7K
2
38
AVDD125AVDD2 AUX_L AUX_R JD2
MONO_OUT/VREFOUT3 JD1 LINE_IN_L LINE_IN_R CD_L CD_R CD_GND
DVDD11DVDD2
LINE_OUT_L
LINE_OUT_R
HP_OUT_L HP_OUT_R
BIT_CLK
SDATA_IN
XTL_IN
MIC1 MIC2 PHONE PC_BEEP
RESET# SYNC SDATA_OUT NC
XTLSEL SPDIFI/EAPD SPDIFO DVSS1
DVSS2
ALC250_LQFP48
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SE CRET INFO RMATI ON. THIS SHEET MAY NO T BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
XTL_OUT
AFILT1 AFILT2
VREFOUT
VREF
DCVOL
VREFOUT2
VAUX
SCK SDA
AVSS1 AVSS2
3
9
35 36 37 39 41
6 8 2
3 29 30 28 27 32
31
NC
33 34 43 44
40
NC
26 42
0.1U_0402_16V4Z
LINEL LINER
R471 22_0402_5% R467 22_0402_5%
1000P_0402_50V7K
1 2
C642 1U_0603_10V4Z
C414
0.1U_0402_16V4Z
1 2
10
12
O
+3V POWER
U25F
SN74LVC14APWLE_TSSOP14
LEFT RIGHT
R335 0_0402_5%
1 2
@24.576MHz_16P_3XG-24576-43E1
1
C363
@22P_0402_50V8J
1 2
C394 @1U_0603_10V4Z
1 2
1 2
C389 1000P_0603_16V7K
1 2
1 2
C640 1U_0603_10V4Z
10K_0402_5%
LEFT 42 RIGHT 42
1 2
C711 @10P_0402_50V8K
2
1
C605
2
1
C358 @1U_0603_10V4Z
2
2
0.1U_0402_16V4Z
+VDDA
12
R361 10K_0402_5%
R356 560_0402_5%
R353 560_0402_5%
R492 560_0402_5%
R489
12
1
C
2
B
E
3
12
RB751V_SOD323
D23
1
R364
2
10K_0402_5%
Q32 2SC2411K_SOT23
C415 10U_0805_10V4Z
C390 1U_0603_10V4Z
1 2
R352
2.4K_0402_5%
1 2
MONO_IN
2 1
+AUD_VREF
1
C600
ICH_AC_BITCL K 24,36 ICH_AC_SDIN0 24
+AVDD_AC97
12
R546 1M_0402_5%
1
C599 1U_0603_10V4Z
2
Compal Electronics, Inc.
Title
AC97 Codec Realtek ALC250
Size Document Number Rev
Custom
ECQ60 LA-2271
Date: Sheet
0.1U_0402_16V4Z
CLK_14M_CODEC 14
2
C662
1 2
0.1U_0402_16V4Z C663
1 2
0.1U_0402_16V4Z
1 2
R408 0_0805_5%
1 2
R383 0_0805_5%
1 2
R255 0_0805_5%
1
1
C350
4.7U_0805_10V4Z
2
41 54Monday, August 09, 2004
of
Page 42
5
+5VAMP
12
R338
10K_0402_5%
D D
VOL_AMP
(0.65V -> 10dB)
12
R341
1.5K_0402_1%
Pin 2
HIGH
PIN 6,20 ACTIVE PIN 5,23 ACTIVELOW
NBA_PLUG41
INTSPK_L1
LEFT41
RIGHT41
C C
LEFT RIGHT
INTSPK_R1
NBA_PLUG VOL_AMP
C383
0.47U_0603_16V4Z
1 2 1 2
C384
1 2 1 2
0.47U_0603_16V4Z
HP_L HP_R
1
2
C391 0.47U_0603_16V4Z
C392 0.47U_0603_16V4Z
LEFT_2 RIGHT_2
C379
0.1U_0402_16V4Z
C411 change from 0.047U_0402_16V7K to 0.01U_0402_16V7K
B B
LEFT
R382 100K_0402_5%
RIGHT
R380 100K_0402_5%
MUTE_WOOFER#37
A A
+5VAMP
R336
1 2
10K_0402_5%
NBA_PLUG#
5
12 12
MIX_OUT
R362 10K_0402_5%
NBA_PLUG
2N7002_SOT23
Q26
12
2
G
13
D
2
G
S
1 2
C417
1U_0603_10V6K
R363 15K_0402_5%
13
D
Q31 2N7002_SOT23
S
0.1U_0402_16V4Z
12
2
C406
1
4
+5VAMP
W=40Mil
1
1
C398
0.1U_0402_16V4Z
2
2
U22
7
PVDD
18
PVDD
19
VDD
2
HP/LINE#
3
VOLUME
4
LOUT+
21
ROUT+
5
LLINEIN
23
RLINEIN
6
LHPIN
20
RHPIN
17
CLK
TPA0232PWP_TSSOP24
1
C411
0.01U_0402_16V7K
2
+5VAMP
BYPASS
3
+
2
-
R370 47K_0402_5%
fo= 40Hz
+5VAMP
U28
1
IN
2
SD#
3
VDD BYPASS4VO+
TPA0211DGN_MSOP8
2
C405
1
0.1U_0402_16V4Z
4
C402
4.7U_0805_10V4Z
SHUTDOWN#
SE/BTL#
PC-BEEP
BYPASS
LOUT-
ROUT-
LIN RIN
GND GND GND GND
HP_OUT_L41
HP_OUT_R41
C418
0.1U_0402_16V4Z
1 2
84
U27A
P
1
O
G
TLV2462CDR_SO8
12
8
VO-
7
GND
6
SE/BTL#
5
22 15 14
BYPASS
11 9 16 10 8
1 12 13 24
(0.47U~1U)
R373 10K_0402_5%
0.047U_0402_16V7K
12
R381 100K_0402_5%
SHUTDOWN#
2
C419 1U_0603_10V4Z
1
INTSPK_L1 INTSPK_R1
R378
12
10K_0402_5%
BYPASS
WOOFER#
WOOFER
+5VAMP
12
R355 100K_0402_5%
Q27
13
D
2N7002_SOT23
S
NBA_PLUG
1 2
C420 0.1U_0402_16V4Z
INTSPK_L2 INTSPK_R2
2
2
C404
C412
1
1
0.47U_0603_16V4Z
0.47U_0603_16V4Z
1 2
R211 @0_0402_5%
1 2
R212 0_0402_5%
1 2
R213 0_0402_5%
1 2
R214 @0_0402_5%
R377
1 2
12
2
C426
@0.01U_0402_25V4Z
1
3
2
G
R369
100K_0402_5%
C422 0.047U_0402_16V7K
1 2
0_0402_5%
C425
12
+5VAMP
INTSPK_L1-1 INTSPK_R1-1
2
1
5 6
EAPD 37,41
+5VAMP
+
-
C232 150U_D2_6.3VM
1 2
+
1 2
+
C558 150U_D2_6.3VM
84
U27B
P
O
G
TLV2462CDR_SO8
7
INTSPK_L1-2 INTSPK_R1-2
C413
@1U_0603_10V6K
1 2
LINE_IN_R41 LINE_IN_L41
R203 47_0402_5%
1 2 1 2
R202 47_0402_5%
R367
0_0402_5%
1 2
@0.1U_0603_25V7M
12
R371 @10K_0402_5%
INTSPK_L1-3 INTSPK_R1-3
C408
12
2
L25
1 2
FBM-11-160808-700T_0603 L24
1 2
FBM-11-160808-700T_0603
L21 FBM-11-160808-700T_0603
1 2
L20 FBM-11-160808-700T_0603
1 2
330P_0402_50V7K
12
fo= 725 Hz
JP12
1 2
ACES_85204-0200
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SE CRET INFO RMATI ON. THIS SHEET MAY NO T BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
3
Internal MIC
MIC1
1 2
WM-64PCY_2P
INT_MIC
1
C257 220P_0402_50V7K
2
MIC41
1 2
L23
FBM-11-160808-700T_0603
2
INTSPK_L1 INTSPK_L2 INTSPK_R1 INTSPK_R2
1
C215
2
C407
0.1U_0402_16V4Z
12
R368 @39K_0402_5%
R230
2.2K_0402_5%
2004/05/05
C247
220P_0402_50V7K
1
C667 @100P_0402_50V8K
1 2
C668 @100P_0402_50V8K
1 2
JP11
1 2 3 4
ACES_85204-0400
1 2 1 2
C669 @100P_0402_50V8K C670 @100P_0402_50V8K
OLD PCB footprint : JA6-33L-1S-JACKCON
LINE_IN_R-1 LINE_IN_L-1
JP24
1 2 6 3
5 4
7 8
10
9
FOX_2F11381-SJ5-TR
NBA_PLUG#
G
2
+5VAMP +5VSPDIF
13
D
S
NDS352AP_SOT23 Q16
EXT.
1
C229 330P_0402_50V7K
2
MIX_OUT
+AUD_VREF
INTSPK_L1-4 INTSPK_R1-4
NBA_PLUG#
SPDIFO41
+5VSPDIF
MICPHONE
12
12
R231 @2.2K_0402_5%
LINE_IN_R-1 LINE_IN_L-1
1
1
C258 220P_0402_50V7K
2
2
Compal Electronics, Inc.
Title
Audio Amplifier & Sub-Woofer Connector
Size Document Number Rev
Custom
ECQ60 LA-2271
Date: Sheet
JACK
JP26
5 4 3
6 2 1
AMP_1-1470184-2
1
42 54Monday, August 09, 2004
of
Page 43
5
4
3
2
1
+3VALW to +3V Transfer
+3VALW
Q18
8
S
D
7
S
D
12
1
0.01U_0402_16V7K
2
6
D
5
D
SI4800DY_SO8
AOS_4414
SUSON
C318
S G
Q17
2
G
1
C326 22U_1206_10V4Z
2
13
D
1M_0402_5%
S
R253
1
C327
D D
+12VALW
10U_0805_10V4Z
2
R252 100K_0402_5%
1 2
SYSON#
2N7002_SOT23
+3V
1 2
1 3 4
C317 22U_1206_10V4Z
2
0.1U_0402_16V4Z
1
C316
12
2
13
D
S
R248 300_0402_5%
SYSON#
2
G
Q15 2N7002_SOT23
+5VALW
12
R472 10K_0402_5%
SUSP#
SUSP
13
D
Q43
2
G
2N7002_SOT23
S
SUSP39,50
SUSP#37,38,39,49
SYSON#
2
G
+5VALW
12
R476 10K_0402_5%
13
D
Q44 2N7002_SOT23
S
+5VALW to +5VS Transfer
1 2 3 4
22U_1206_10V4Z
+5VS
0.1U_0402_16V4Z
1
2
C370
1
C367
2
12
R342 300_0402_5%
13
D
S
Q25
SUSP
2
G
2N7002_SOT23
1
C354
2
22U_1206_10V4Z
1
C353
22U_1206_10V4Z
2
C C
Q30
1
2
13
D
2
G
S
1
C369 10U_0805_10V4Z
2
R345 100K_0402_5%
1 2
+12VALW
SUSP
2N7002_SOT23
B B
+5VALW
C375 22U_1206_10V4Z
12
R346
1M_0402_5%
Q24
8
S
D
7
S
D
6
S
D
5
G
D
SI4800DY_SO8
AOS_4414 AOS_4414
RUNON
1
C372
2
0.01U_0402_16V7K
+3VALW to +3VS Transfer
+3VALW +3VS
Q20
8 7 6 5
1
2
1
S
D
2
S
D
3
S
D
4
G
D
SI4800DY_SO8
C352 10U_0805_10V4Z
0.1U_0402_16V4Z
1
2
RUNON SUSP
1
C324 22U_1206_10V4Z
2
C323
12
R261 300_0402_5%
13
D
S
Q19
2
G
2N7002_SOT23
SYSON#34,50
SYSON37
+2.6V to +2.6VS Transfer
+2.6VS+2.6V
Q12
S
D
S
D
S
D
G
D
SI4800DY_SO8
AOS_4414
1 2 3 4
1
C230
22U_1206_10V4Z
2
RUNON
1
2
12
C231
0.1U_0402_16V4Z
R215 @300_0402_5%
13
D
S
Q13 @2N7002_SOT23
SUSP
2
G
8 7
1
C246 22U_1206_10V4Z
2
A A
1
C249 10U_0805_10V4Z
2
6 5
+1.8VS
12
13
D
S
R532 300_0402_5%
Q50
2
2N7002_SOT23
G
SUSP
Compal Electronics, Inc.
Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SE CRET INFO RMATI ON. THIS SHEET MAY NO T BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
5
4
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
3
2
DC/DC Circuit Interface
Size Document Number Rev
Custom
ECQ60 LA-2271
Date: Sheet
43 54Monday, August 09, 2004
1
of
Page 44
5
4
3
2
1
+2.6VP
2
PJP15
2
JUMP_43X39
PC1
10U_1206_6.3V7K
PQ1
2N7002_SOT23
2
1
1
12
13
D
G
S
12
PR1
100K_0603_1%
12
PR3
100K_0603_1%
12
PC4
0.1U_0402_16V7K
PU1
VIN1VCNTL
3
VREF
2
GND
9
TP
APL5331_SO8
PC5
6 8
NC
5
NC
7
NC
VOUT
4
+1.3VSP
1
12
+
PC3 @150U_D2_2V
2
+5VALWP
12
PC2 1U_0603_6.3V6M
10U_1206_6.3V7K
D D
VS_ON#50
PR215
0_0402_5%
1 2
PR4 10K_0402_5%
12
2
G
13
D
PQ54 2N7002_SOT23
S
+3VALWP
VS_ON39
C C
B B
A A
+1.3VSP
PJP2
1 2
PAD-OPEN 3x3m
5
+1.3VS
THIS SHEET OF EN GINEER ING DR AWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
4
MAY BE USED B Y OR D ISCLOS ED T O ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
3
2
Compal Electronics, Inc.
Title
12V(FAN)& 1.3V(DDR Temination)
Size Document Number Rev
Custom
ECQ60 LA-2271
Date: Sheet
1
of
44 11Monday, August 09, 2004
1A
Page 45
A
B
C
D
E
Detector
1 1
PCN1
3
G
4
G
SINGA_2DC-G213-B04
2 2
3 3
12
PC20
4 4
0.047U_0603_16V7K
1
1
2
2
VIN
12
PR18
82.5K_0603_1%
PR21 22K_0603_1%
1 2
12
12
PR24
19.6K_0603_1%
A
PC21
1000P_0603_16V7K
ADPIN
12
12
PC12
PC13
100P_0603_50V8J
1000P_0402_50V7K
Vin Detector
17.841 18.234 17.449
17.210 17.597 16.813
PR15 1M_0603_0.5%
1 2
VS
8
3
P
+
1
O
2
-
G
PU4A
4
LM393M_SO8
PR26
10K_0603_5%
RLZ4.3B_LL34
12
RTCVREF
3.3V
C8B BPH 853025_2P
ADPIN
VIN
12
PR19
8.2K_0805_5%
12
PZD1
B
PL2
1 2
PC14
100P_0603_50V8J
1 2
12
PR25 10K_0603_5%
12
PC15
PR20 10K_0603_5%
PACIN
VIN
H_PROCHOT# 5,46
12
1000P_0402_50V7K
ACON
EC_PROCHOT#37
PR12 10K_0603_5%
ACON
1 2
PD4
12
RB751V_SOD323 PD5
12
RB751V_SOD323
ACIN
ACIN 25,37,48
VL
ACON47
MAINPWON24,46,48
ACIN
Precharge detector
PACIN 47
15.265 15.906 16.564
+3VALWP
PD48
12
@1SS355_SOD323
12
PC18
0.1U_0603_16V7K
RTCVREF
1
PR13 1M_0402_1%
PU3B
LM393M_SO8
7
O
O
8
P
G
4
PR23 10K_0603_5%
BATT
detector
@100K_0402_5%
1 2
PD47
12
@1SS355_SOD323
VS
8
PU3A
3
P
+
2
-
G
LM393M_SO8
4
12
VS
5
+
6
-
12
PC19
1000P_0603_16V7K
12
PR296
2
12
PC16
0.01U_0603_50V7K
PQ5
12
PR214 @68K_0603_5%
13
D
2
G
S
13
@DTC115EKA_SC59
12
PR16
215K_0603_1%
13
D
2
G
S
2N7002_SOT23
PQ77
@2N7002_SOT23
B+
12
PR14 499K_0603_1%
12
PR17
PR22
1 2
47K_0603_5%
13
100K
DTC115EKA_SOT23
100K
499K_0603_1%
PQ6
2
12
PACIN
PC17
1000P_0402_50V7K
+5VALWP
11.495 8.247 8.555
5.382 5.752 5.926
Compal Electronics, Inc.
Title
THIS SHEET OF EN GINEER ING DR AWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED B Y OR D ISCLOS ED T O ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
C
D
Detect
Size Document Number Rev
Custom
ECQ60 LA-2271
Date: Sheet
E
of
45 11Monday, August 09, 2004
1A
Page 46
A
PCN2
10
GND
11
GND
SUYIN_200275MR009G153ZR
1 1
BATT+ BATT+
SMD
SMC GND­GND-
1 2 3
ID B/I TS
4 5 6 7 8 9
PR211 @1K_0603_5%
TS_A EC_SMDA EC_SMCA
100_0603_5%
PR27
12
12
12
PR28 100_0603_5%
1 2
PR212 @47K_0603_5%
PR210 1K_0603_5%
1 2
1
3
PD41
2
+3VALWP
@BAS40-04_SOT23@
VMB
12
PC22 1000P_0603_50V7K
B
PL3
1 2
C8B BPH 853025_2P
12
PC23
0.01U_0603_50V7K
BATT+
C
D
PR31
12
PR35 1K_0603_5%
1
1 2
25.5K_0603_1%
3
PD6 @BAS40-04_SOT23
2
+3VALWP
BATT_TEMP 37
EC_SMD1 15,37,38 EC_SMC1 15,37,38
2 2
@BAS40-04_SOT23
PD7
1
1
@BAS40-04_SOT23 PD8
@
3
2
+5VALWP
PD11
BATT+
3 3
51ON#39,40
1N4148_SOD80
PD12
RLZ3.6B_LL34
PR44
100K_0603_5%
PR45
1 2
22K_0603_5%
12
12
12
12
0.22U_1206_25V7K
RTCVREF
CHGRTC
PR49
1 2
200_0603_5%
PR50
1 2
200_0603_5%
3.3V
12
PC33
10U_1206_10V4Z
PC28
3
2
VIN
PD9
PC29
PR48 200_0603_5%
N2
PC32 1U_0805_25V4Z
1N4148_SOD80
VS
PD10
1N4148_SOD80
1 2 12
PR41 47_1206_5%
N1CHGRTCP
13
PQ8 TP0610T_SOT23
2
12
0.1U_0805_25V7K
12
PU6
GND
1
2
IN
G920AT24U_SOT89
12
3
OUT
12
2 1
N3
PD13 RLZ16B_LL34
PR37
1 2
1.5K_1206_5%
PR38
1 2
1.5K_1206_5%
PR39
1 2
1.5K_1206_5%
B+
PR299
8.66K_0603_1%
10K_TH11-3H103FT_0603_1%
VL
12
PR300 143K_0603_1%
12
PH3
PR309 39K_0603_1%
12
PR302
1 2
10K_0603_1%
12
PR304 13K_0603_1%
VL
12
PR305 604K_0603_1%
PR307
1 2
10K_0603_1%
12
12
PC229
0.1U_0805_50V7M
12
PC230
1U_0805_16V7K
12
PC231
0.1U_0805_50V7M
LM393M_SO8
12
PC232
1U_0805_16V7K
PU11B
VL
12
PR301
LM393M_SO8
4
6
G
-
7
O
5
+
P
PU4B
8
PR303
1 2
1M_0603_1%
47K_0603_5%
13
D
PQ79
2
2N7002_SOT23
G
S
H_PROCHOT# 5,45
VS
VS
8
PU5A
3
P
+
1
O
2
-
G
4
VL
12
PR306 47K_0603_5%
4
6
G
-
7
O
5
+
P
8
PR308
1 2
1M_0603_1%
13
D
PQ80
2
2N7002_SOT23
G
S
MAINPWON 24,45,48
VS
4 4
Compal Electronics, Inc.
Title
THIS SHEET OF EN GINEE RING D RAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
A
B
MAY BE USED B Y OR D ISCLOS ED T O ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
C
BATTERY CONN/ OTP
Size Document Number R ev
Custom
ECQ60 LA-2271
Date: Sheet
D
of
46 11Monday, August 09, 2004
1A
Page 47
A
<51>
VIN
1 2
1 1
2 2
ACON 45
12
1K_0603_5%
12
12
PC216
0.1U_0603_25V7K
13
D
2
G
S
PD46
1SS355_SOD323
PR55
PR56
47K_0402_1%
2
PQ15 2N7002_SOT23
12
PACIN45
IREF37
PR51 15K_0603_5%
DTA144EUA_SC70
13
PQ13 DTC115EUA_SC70
ACOFF#
2
PQ12
PACIN
1 2
PR70
1 2
174K_0603_1%
8
D
7
D
6
D
5
D
AO4407_SO8
47K
47K
1 3
150K_0603_1%
PR62
1 2
3K_0603_5%
PD15
1SS355_SOD323
PQ9
G
IREF=1.1*Icharge
1
S
2
S
3
S
4
PC38
PR60
2
G
PR71
100K_0603_1%
12
0.22U_1206_25V7K
12
13
D
S
P2
12
PR53
PQ17 2N7002_SOT23
12
1
S
2
S
3
S
4
G
AO4407_SO8
200K_0603_5%
ADP_I37
12
PC42
12K_0603_1%
0.1U_0603_16V7K
PQ10
D D D D
12
PR63
8 7 6 5
12
PR61
31.6K_0603_1%
VREF
12
PC45
0.1U_0603_16V7K
12
PC52
0.1U_0603_16V7K
Iadp=0~7A
P3
47K_0603_1%
PC43
1 2
4700P_0603_50V7K
PC46
1 2
1500P_0603_50V7K
IREF=0.55~3.0V
PR52
0.01_2512_1%(1W)
PR59
12
PR64
1 2
1K_0603_1%
PR65
1 2
1K_0603_1%
PR68
12
10K_0603_1%
B
12
PR72
49.9K_0603_0.1%
PU7
1
-INC2
2
OUTC2
3
+INE2
4
-INE2
5
FB2
6
VREF
7
FB1
8
-INE1
9
+INE1
10
OUTC1
11
OUTD
12
-INC1
MB3887_SSOP24
12
B+
PL4
FBM-L18-453215-900LMA90T_1812
1 2
24
+INC2
23
GND
22
CS
21
VCC(o)
20
OUT
19
VH
0.1U_0603_50V4Z
18
VCC
17
RT
16
-INE3
15
FB3
47K_0603_1%
14
CTL
13
+INC1
CHGSS
PC44
1 2
PR66
1 2
68K_0603_5%
PR69
1 2
ACON
12
PC34
4.7U_1206_25V6K
12
PR57 0_0603_5%
1 2
PC41
1 2
0.1U_0805_25V7K
1 2
0.1U_0805_25V7K
PC48
1 2
1500P_0603_50V7K
4.2V
12
PC35
PC36
4.7U_1206_25V6K
4.7U_1206_25V6K
PC40 2200P_0603_50V7K
PC47
12
PC37
2200P_0402_50V7K
PR73
150K_0603_0.1%
C
12
N18
15U_SPC-1204P-150_4A_20%
12
B++
36
241
578
LXCHRG
PL5
1 2
PD16
SKS30-04AT_TSMA
2 1
PQ14 SI4835DY_SO8
ACOFF#
PQ71
1
S
2
S
3
S
4
G
PQ11
1
S
2
S
3
S
4
G
AO4407_SO8
PR54
1 2
47K_0603_1%
12
PR58
10K_0603_5%
13
100K
2
100K
PQ16
DTC115EKA_SOT23
PR67
1 2
0.02_2512_1%
CC=0.5~2.7A
D
8
D
7
D
AO4407_SO8
6
D
5
D
8
D
7
D
6
D
5
D
<51>
12
PC49
4.7U_1206_25V6K
VIN
ACOFF 37
BATT+
12
12
PC50
PC51
4.7U_1206_25V6K
4.7U_1206_25V6K
CV=16.8V(12 CELLS LI-ION)
OVP voltage : LI
4S2P : 18V--> BATT_OVP= 2.0V
3 3
(BAT_OVP=0.1111 *VMB)
VL
12
8
PU8A
3
P
+
1
BATT_OVP37
12
PR280
2.2K_0603_5%
0
2
-
G
LM358A_SO8
4
105K_0603_0.5%
VMB
PC53
0.1U_0603_50V4Z
PR77
12
PR75 340K_0603_1%
12
PR76 499K_0603_1%
12
12
PC54
0.01U_0603_50V7K
+3VALWP
12
PR74 47K_0603_1%
13
100K
FSTCHG37
2
100K
PQ19
DTC115EKA_SOT23
CHGSS
13
D
PQ18
2
G
2N7002_SOT23
S
4 4
Compal Electronics, Inc.
Title
THIS SHEET OF EN GINEE RING D RAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
A
B
MAY BE USED B Y OR D ISCLOS ED T O ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
C
Charge
Size Document Number R ev
Custom
ECQ60 LA-2271
Date: Sheet
D
of
47 11Monday, August 09, 2004
1A
Page 48
A
V
B++
1 1
2 2
3 3
PL6
FBM-L18-453215-900LMA90T_1812
1 2
B+++
12
12
PC59
2200P_0402_50V7K
10U_SPC-1204P-100_4.5A_20%
+3VALWP
1
1
+
PC72
+5VALWP
+
PC73
2
2
150U_D2_6.3VM
@150U_D2_6.3VM
PJP3
1 2
PAD-OPEN 4x4m
+3VALWP
2 1
PAD-OPEN 2x2m
12
PC60
4.7U_1206_25V6K
12
PL7
PD21
SKUL30-02AT_SMA
2 1
PJP4
1 2
PAD-OPEN 4x4m
PJP5
PC57
0.1U_0603_50V4Z
1 2
PC61
4.7U_1206_25V6K
PR87
1M_0402_1%
PQ20
1
D2
2
D2
3
G1
4
S1/A
AO4906_SO8
12
PC69 47P_0402_50V8J
1 2
PR95
3.57K_0402_1%
G2 D1/S2/K D1/S2/K D1/S2/K
1 2
PR85
1.27K_0402_1%
1 2
PR89 0_0402_5%
12
1 2
8 7 6 5
PR88
1.24K_0402_1% PC70
1 2
0.47U_0805_16V7K
PR91
1 2
ACIN25,37,45
PC74 100P_0402_50V8K
PR102
1 2
10K_0402_1%
+5VALW
+3VALW
+12VALW+12VALWP
PR80
0_0402_5%
1 2
12
619_0402_1%
10K_0402_5%
@300K_0402_5%
BST31
DL3
LX3
DH3
1 2
12
PR94
PR96
VS
12
PR101 47K_0402_1%
12
PC80 @0.047U_0402_16V7K~D
12
PR81 0_0402_5%
12
PD19
1SS355_SOD323
12
PC66
0.1U_0603_50V4Z
25
BST3
27
DH3
26
LX3
24
DL3
1
CSH3
2
CSL3
3
FB3
10
SKIP#
23
SHDN#
7
TIME/ON5
28
RUN/ON3
PC76 680P_0402_50V7K
PR104 499K_0603_1%
1 2
12
PC81 1U_0805_16V7K
VS
MAX1902_SSOP28
DAP202U_SOT323
VL
1 2
22
V+
PU9
GND
8
B
PD18
2
3
1
12
PC65
4.7U_0805_10V4Z
2N7002_SOT23
ACIN
21
4
12OUT
VL
5
VDD
18
BST5
16
DH5
17
LX5
19
DL5
20
PGND
14
CSH5
13
CSL5
12
FB5
15
SEQ
9
REF
6
SYNC
11
RST#
1 2
VL
PR99 @0_0402_5%
<50, 51, 52>
MAINPWON 24,45,46
VL
<50, 51, 52>
PQ23
2
G
BST51
12
PR82
2.7K_1206_5%
13
D
S
1 2
PR100
0_0402_5%
+12VALWP
12
12
PR83 0_0402_5%
PC68
4.7U_1210_25V6K
BST5
2.5VREF
PC75
4.7U_0805_10V4Z
1 2
1 2
DH5
PC58
0.1U_0603_50V4Z
PR84 0_0402_5%
1 2
SKS30-04AT_TSMA
LX5
DL5
0.47U_0805_16V7K PR97
1 2
0_0402_5%
AO4404_SO8
PD20
2 1
PC71
PQ21
12
D8D7D6D
S1S2S3G
D8D7D6D
S1S2S3G
C
5
4
5
PQ22 AO4406_SO8
4
12
PR93 698_0402_1%
PR98
10.2K_0402_1%
1.54K_0402_1%
1 2
PR92
0_0402_5%
12
PC56 470P_0805_100V7K
1 2
SNB
12
PC62
2200P_0402_50V7K
PR90
12
12
PC79 100P_0402_50V8K
12
PR103 10K_0402_1%
PR79 22_1206_5%
B+++
12
PC63
4.7U_1206_25V6K
PD22
SKUL30-02AT_SMA
+3.3V/+5V/+12
PC55
4.7U_1206_25V6K
12
12
PD17 EC11FS2_SOD106
12
PR78 0_0402_5%
FLYBACK
12
1 4
3 2
PT1 9U_SDT-1204P-9R0-120_4.5A_20%
D
12
PC64
4.7U_1206_25V6K
12
PC67 47P_0402_50V8J
12
PR86 2M_0402_5%
+5VALWP
1
1
+
+
2 1
2
PC78
PC77
2
150U_D2_6.3VM
@150U_D2_6.3VM
4 4
Compal Electronics, Inc.
Title
THIS SHEET OF EN GINEE RING D RAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
A
B
MAY BE USED B Y OR D ISCLOS ED T O ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
C
5V/3.3V/12V
Size Document Number R ev
Custom
ECQ60 LA-2271
Date: Sheet
D
of
48 11Monday, August 09, 2004
1A
Page 49
5
4
3
2
1
PC82
2200P_0402_50V7K
PR106
0_0603_5%
12
9
VDD
UVP
BST2
DH2
LX2 DL2
CS2
OUT2
FB2
ON2
PGOOD
TON
ILIM2 ILIM1
REF
PR117
10
3.3K_0603_1%
PR118
12
3.3K_0603_1%
0.22U_0603_16V7K
+5VALWP
1 2
PR107
20_0603_1%
PU10
21 19
18 17 20 16
15 14 12
7 5
13 3
12 12
PR119
120K_0603_1%
12
PR109
0_0603_5%
1 2
12
PC87
4.7U_0805_10V4Z
0_0603_5%
1 2
12
12
PR120
120K_0603_1%
PC91
0.1U_0805_50V7M
12
PR111
1 2
PR216
15K_0603_5%
0.1U_0603_25V7K
PC225
POWER_SEL15
SI4800DY_SO8
SUSP#
PQ25
578
5
4
0.1U_0603_25V7K
3 6
241
12
2.2UH_SPC-1205P-2R2B_13A_30%
PQ26
D8D7D6D
SI4810DY_SO8
S1S2S3G
12
PC97
100P_0402_50V8J
100K_0603_1%
12
0_0402_5%
1 2
PR289
PC85
PR288
PC233
12
SUSP#37,38,39,43
12
PC83
4.7U_1206_25V6K
PD23
DAP202U_SOT323
PC88
0.1U_0805_50V7M
1 2
SUSP#
1
3
1 2
PR108
0_0603_5%
12
PR110 0_0603_5%
PR115 0_0603_5%
@0.1U_0603_25V7K
VCC_MAX1845
2
PC227
1U_0805_50V4Z
12
1 2
@0_0402_5%
12
PC84
PC89
25 26 27
24 28
1 2
11
PR121
PR105
0_0603_5%
12
0.1U_0805_50V7M
BST1 DH1 LX1
DL1 CS1
OUT1 FB1
ON1
1 2
12
VCC_MAX1845
12
PC90
4
22
1U_0805_16V7K
V+
VCC
MAX1845EEI_QSOP28
SKIP
GND
OVP
6
8
23
12
PR122
0_0402_5%
PC98
12
D D
PL9
+1.5VSP
SKS10-04AT_TSMA
C C
B B
+VGA_COREP
PD24
+1.5VSP
PC92
@220U_D2_4VM_R15
1
PC93
12
+
2
2 1
PJP6
1 2
PAD-OPEN 3x3m
PJP7
1 2
PAD-OPEN 4x4m
4.7U_0805_6.3V6K
2.2UH_SPC-1205P-2R2B_13A_30%
220U_D2_4VM
1 2
1
PC221
+
2
5.1K_0402_1%
1 2
PR284
1 2
9.31K_0402_1%
+1.5VS
PR283
12
PC224
100P_0402_50V8J
+VGA_CORE
PQ69
SI4810DY_SO8
D8D7D6D
S1S2S3G
241
578
3 6 5
4
PQ68
SI4800DY_SO8
PL8
FBM-L18-453215-900LMA90T_1812
12
2200P_0402_50V7K
PL10
1 2
PR116
+3VALWP
12
13
D
2
G
S
2N7002_SOT23
PR310
1 2
1K_0402_1%
13
D
2N7002_SOT23
2
G
S
PQ75
@0.1U_0603_25V7K
PC228
PC86
PQ74
12
4.7U_1206_25V6K
PR113
5.1K_0402_1%
102K_0402_1%
1 2
1 2
PR287
B+
+VGA_COREP
@220U_D2_4VM_R15
1
1
PC94
+
+
2
2
220U_D2_4VM_R15
PC220
12
PC95
PD25
SKS10-04AT_TSMA
2 1
4.7U_0805_6.3V6K
1 2
34K_0402_1%
POWER_SEL: H-->VGAOUT 1.05V
A A
POWER_SEL: L-->VGAOUT 1.20V
5
Compal Electronics, Inc.
Title
THIS SHEET OF EN GINEER ING DR AWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
4
MAY BE USED B Y OR D ISCLOS ED T O ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
3
2
VGA_CORE & 1.5VS
Size Document Number Rev
Custom
ECQ60 LA-2271
Date: Sheet
1
of
49 11Monday, August 09, 2004
1A
Page 50
+3VALWP
A
B
C
D
E
PJP12 PAD-OPEN 3x3m
IN1.2V
1 2 12
4.7U_0805_10V4Z
1 1
PC99
2200P_0402_50V7K
2SA1036K_SOT23
2 2
PD27 RB751V_SOD323
1 2
1 2
PR126
12
1K_0402_5%
PC102
31
PQ29
2
PQ28 HMBT2222A_SOT23
1
C
E
B
3
2
+5VALWP
PJP14 PAD-OPEN 3x3m
1 2 12
3 3
4 4
4.7U_0805_10V4Z PC109
2200P_0402_50V7K
2SA1036K_SOT23
+1.2VSP
PC112
PQ35
PJP8
1 2
PD29 RB751V_SOD323
1 2
1 2
PR139
12
1K_0402_5%
31
2
PQ34 HMBT2222A_SOT23
1
C
B
2
+V_FSB_VTT
E
3
4 5
12
PR125
10K_0402_5%
1
LM393M_SO8 PU11A
12
PR138
10K_0402_5%
SI3445DV_TSOP6 PQ27
D
S
6 2
1
G
3
VS
8
P
+
O
-
G
4
SI3445DV_TSOP6 PQ53
S
4 5
3
PQ32 SI3445DV_TSOP6
S
4 5
3
VS
7
O
3 2
8
4
G
G
P
G
SN1.2V
D
D
+
-
12
LM393M_SO8
12
PD26 EC31QS04
PC173
0.1U_0805_50V7M
12
6 2
1
6 2
1
PU5B
5 6
12
PL11
5UH_SPC-06704-5R0_2.9A_30%
12
12
PR124
191K_0402_1%
REF1.2V
12
PC103
PR128 100K_0603_1%
4700P_0402_25V7K_A34
12
PD28 EC31QS04
12
PR141 @100K_0603_1%
PC113
4700P_0402_25V7K_A34
12
PC101 470P_0402_50V7K
1 2
PR127 105K_0603_1%
13
D
2
G
S
PQ30
2N7002_SOT23
12
PD40 EC31QS04
1 2
PR140 100K_0603_1%
13
D
2
G
S
PQ36
2N7002_SOT23
1
+
PC100
2
220U_D2_4VM
PR129 51K_0402_5%
VS_ON#
12
12
PC222
0.1U_0603_25V7K
PL12
4.7U_SPC-1205P-4R7A_+40-20%
12
12
PR137
1K_0402_1%
PR298
16.5K_0402_1%~D
2.5VREF
PR142 0_0402_5%
12
+1.2VSP
VS_ON# 44
12
PC110 470P_0402_50V7K
12
SYSON# 34,43
2.5VREF
1
+
PC111
2
220U_D2_4VM
+3VALW
1 2
12
PC104
4.7U_1206_16V4Z
12
PJP13 PAD-OPEN 3x3m
+2.6VP
PC219
10U_1206_25VAK
SI3442DV
6 2
1
PQ31
D
G
S
45
3
7
0
1 2
PC107
68P_0402_50V8K
VL
+
LM358A_SO8
-
5 6
PU8B
PR132
12
PR136
5.1K_0402_1%
12
5.1K_0402_1%
PC108
330P_0402_25V8K
12
1 2
12
PR131 0_0402_5%
PC106 560P_0402_50V7K
12
PR134
261K_0402_1%
12
PC171 10U_1206_6.3V6M
100K_0603_1%
13
D
2
G
PQ33
S
2N7002_SOT23
PR133
12
PC105 10U_1206_6.3V6M
12
PR217 10K_0402_5%
12
12
PC223
0.047U_0603_16V7K
2.5VREF
+1.8VSP
1
+
PC237
2
@220U_D2_4VM
SUSP 39,43
PAD-OPEN 3x3m
Compal Electronics, Inc.
Title
1.2V(VTT)/1.8VS/2.6V
Size Document Number R ev
Custom
ECQ60 LA-2271
Date: Sheet
E
of
50 11Monday, August 09, 2004
1A
+2.6VP
PJP9
1 2
PAD-OPEN 3x3m
A
+2.6V
+1.8VSP
PJP10
1 2
PAD-OPEN 3x3m
+1.8VS
B
THIS SHEET OF EN GINEE RING D RAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED B Y OR D ISCLOS ED T O ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
C
D
Page 51
5
D D
H_VID45 H_VID35 H_VID25 H_VID15 H_VID05 H_VID55
VTT_POWERGD5
12
C C
B B
12
PR222 0_0402_5% PR223 0_0402_5% PR224 0_0402_5% PR225 0_0402_5% PR226 0_0402_5% PR227 0_0402_5%
PR281 0_0402_5%
PR234 0_0805_1%
PR237 11K_0603_1%
12 12 12 12 12 12
12
Frequency Select
PR239 0_0805_1%
1 2
PR240 140K_0603_1%
1 2
4
+5VS
4.7_0402_5%
PR219
1 2
6248VCC
12
PC174 1U_1206_25V7K
PC175
12
0.068U_0603_16V7K
Panasonic ERTJ0EV334J (0402) Locate this NTC resistor on PCB between phase 2 and 3 for thermal compensation.
PU12
32
VCC
1
VID4
2
VID3
3
VID2
4
VID1
5
VID0
6
VID5
34
ENLL
33
DRSEN
35
DSEN#
10
OCSET
11
SOFT
9
DSV
36
FS
37
DRSV
38
NC
40
NC
12
GND
19
GND
ISL6248ACR-T_QFN40
RAMPADJ
PGOOD
PWM1
ISEN1+ ISEN1-
PWM2
ISEN2+ ISEN2-
PWM3
ISEN3+ ISEN3-
PWM4
ISEN4+ ISEN4-
COMP
FB
NC
VDIFF
VSEN
VRTN
OFS
Place close to IC
681K_0603_1%
6248VCC
7 39
25 24
23
26 27
28
20 21
22
31 30
29
15
13
14 16
17 18
8
PR245
3
B++
PR220
80.6K_0603_1% PR221
1 2
10K_0402_1%
12
PR228 100_0402_5% PR229 0_0402_5%
PR230 100_0402_5% PR231 0_0402_5%
PR232 100_0402_5% PR233 0_0402_5%
PR235 0_0402_5% PR236 0_0402_5%
PC179
1U_0805_10V6F
1 2
12 12
12 12
12 12
12 12
1500P_0805_50V7K
@0.0047U_0603_50V7K
PH2
@10K_TH11-3H103FT_0603_1%
PR244 0_0402_5%
12
0_0402_5%
PC176
PC178
12
12
PR249
1 2
12
12
@1000P_0603_50V
1 2
PR242
@0_0402_5%
12
12
PR247
0_0402_5%
12
PR238
16.5K_0402_1%~D
PC177
PR241
@10K_0402_1%
PR243
2.32K_0603_1%
1 2
12
Remote Sensing
VGATE 25
PWM1 52 ISEN1+ 52
ISEN1- 52
PWM2 52 ISEN2+ 52
ISEN2- 52
PWM3 52 ISEN3+ 52
ISEN3- 52
PWM4 52 ISEN4+ 52
ISEN4- 52
+CPU_CORE
2
1
A A
Compal Electronics, Inc.
Title
THIS SHEET OF EN GINEER ING DR AWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
5
4
MAY BE USED B Y OR D ISCLOS ED T O ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
3
2
CPU_CORE_Controller
Size Document Number Rev
Custom
ECQ60 LA-2271
Date: Sheet
1
of
51 11Monday, August 09, 2004
1A
Page 52
5
+5VS
12
PR250
0_0603_5%
1 2
PWM151
D D
PR255
499K _0402_1%
1 2
PR254
@0_0603_5%
PR292
12
1 2
51K +-1% 0603
PC187
1 2
1U_0805_25V4Z
PR252 0_0402_5%
PU13
6
VCC
3
PWM
7
DELAY
4
GND
ISL6209CB-T_SO8
PC180
12
0.33U_0805_16V7K
2
BOOT
0_0603_5%
1
UGATE
8
PHASE
5
LGATE
PR253
12
4
5
3
241
5
PQ58 SI7886DP_SO8
3
241
CPU_B+
BSC059N03SP_TDSON8
PQ56
5
PQ57 SI7886DP_SO8
3
241
12
12
PC181
10U_1206_25VAK
PC182
470P_0603_50V8J
12
PD42 EC31QS04
10U_1206_25VAK
12
Snubber
PC183
PC185
12
PC184
2200P_0402_50V7K
10U_1206_25VAK
12
PR256
2.2_1206_5%
1 2
3
Local Transistor Swtich Decoupling
PL14
0.5U_CXZM1350-R50_35A_20%
12
PR257
12
39.2K_0603_1%
PC188
12
0.01U_0603_16V7K
1
+
2
PC236 220U_25V_M
1
+
2
2
FBM-L18-453215-900LMA90T_1812
1
+
PC234 220U_25V_M
2
PL13
1 2
PC235 220U_25V_M
1
CPU_B+B++
ISEN1-51 ISEN1+51
1 2
PWM251
C C
PR262
499K _0402_1%
PWM351
B B
499K _0402_1%
PWM451
A A
499K _0402_1%
PR269
PR276
1 2
1 2
1 2
PR261
@0_0603_5%
PR293
ISEN2-51 ISEN2+51
@0_0603_5%
PR294
ISEN3-51 ISEN3+51
@0_0603_5%
PR295
ISEN4-51 ISEN4+51
5
PR268
PR275
12
1 2
51K +-1% 0603
12
1 2
12
1 2
51K +-1% 0603 51K +-1% 0603
PC196
PC205
PC214
1 2
1U_0805_25V4Z
1 2
1 2
1U_0805_25V4Z
1 2
1 2
1U_0805_25V4Z
PR259 0_0402_5%
PU14
6
VCC
3
PWM
7
DELAY
4
GND
ISL6209CB-T_SO8
PR266 0_0402_5%
PU15
6
VCC
3
PWM
7
DELAY
4
GND
ISL6209CB-T_SO8
PR273 0_0402_5%
PU16
6
VCC
3
PWM
7
DELAY
4
GND
ISL6209CB-T_SO8
PC189
1 2
0.33U_0805_16V7K
2
BOOT
0_0603_5%
1
UGATE
8
PHASE
5
LGATE
PC198
1 2
0.33U_0805_16V7K
2
BOOT
0_0603_5%
1
UGATE
8
PHASE
5
LGATE
PC207
1 2
0.33U_0805_16V7K
2
BOOT
0_0603_5%
1
UGATE
8
PHASE
5
LGATE
PR260
PR267
PR274
5
3
241
5
3
241
5
3
5
3
241
5
3
241
5
3
241
PQ59
BSC059N03SP_TDSON8
PQ60 SI7886DP_SO8
241
PQ63 SI7886DP_SO8
BSC059N03SP_TDSON8
PQ66 SI7886DP_SO8
4
12
12
12
CPU_B+
5
PQ61 SI7886DP_SO8
3
241
CPU_B+
BSC059N03SP_TDSON8 PQ62
5
PQ64 SI7886DP_SO8
3
241
CPU_B+
PQ65
5
PQ67 SI7886DP_SO8
3
241
Local Transistor
12
12
PC190
PC191
10U_1206_25VAK
10U_1206_25VAK
470P_0603_50V8J
12
PD43 EC31QS04
12
12
PC199
PC200
10U_1206_25VAK
10U_1206_25VAK
470P_0603_50V8J
12
PD44 EC31QS04
12
12
PC208
PC209
10U_1206_25VAK
10U_1206_25VAK
470P_0603_50V8J
12
PD45 EC31QS04
12
PC192
10U_1206_25VAK
PC194
Snubber
12
PC201
10U_1206_25VAK
PC203
Snubber
PR270
2.2_1206_5%
12
PC210
10U_1206_25VAK
PC212
Snubber
PR277
2.2_1206_5%
12
PC193
12
PR263
1 2
2.2_1206_5%
12
PC202
12
1 2
12
PC211
12
1 2
2200P_0402_50V7K
2200P_0402_50V7K
2200P_0402_50V7K
Swtich Decoupling
0.5U_CXZM1350-R50_35A_20%
0.5U_CXZM1350-R50_35A_20%
PL15
1 2
PR264
39.2K_0603_1%
12
Local Transistor Swtich Decoupling
PL16
1 2
PR271
12
39.2K_0603_1%
Local Transistor Swtich Decoupling
PL17
0.5U_CXZM1350-R50_35A_20%
PR278
12
39.2K_0603_1%
3
PR258
12
820_0603_5%
+CPU_CORE
PC197
12
0.01U_0603_16V7K
PR265
12
820_0603_5%
PC206
12
0.01U_0603_16V7K
PR272
12
820_0603_5%
12
PC215
12
0.01U_0603_16V7K
PR279 820_0603_5%
1 2
2
Compal Electronics, Inc.
Title
CPU_CORE_Power-Stage
Size Docu m en t N u m be r Re v
Custom
ECQ60 LA-2271
Date: Sheet
1
of
52 11Monday, August 09, 2004
1A
Page 53
5
4
3
2
1
HW PIR
B Test
Page 5 Add R518, R519, C658, Q48, Q47, R517 for VTT_POWERGD timing Page 7 Add C664 Page 8 Change Material R149, R151 to 80.6_0402_1% Page 9 Add C659, C660, C661 for EMI request
D D
Page 14 Change R347, R348 from 10K_0402_5% to 4.7K_0402_5% Page15 Add C665, R210, R201, R411, R189
Change R414 to 71.5_0402_1% R198, R177 to 1K_0402_1%
Delete R218, R219, R216,R209, R200
Page17 Delete D6
Change R45 from 16K_0402_1% to 10.7K_0603_1% for 1.2V +PCIE_1.2VS
Change L15, L16 from 0_0603_5% to CHB1608U301 Page23 Add R526 & C666 Page26 Delete D22, D8
Change R481, R299 from 1K_0402_5% to 10_0402_5% Page31 Delete R81
Modify scroll hole pad size and add H27Page38 Page41 Add C662, C663, R408, R383 for EMI request Page42 Add R382, R380 for mix left & right channel
C C
Change R370 from 100K_0402_5% to 47K_0402_5%
Change C422. C426 from 0.1U_0402_16V4Z to 0.047U_0402_16V7K
Reserved C667, C668, C669, C670 for EMI request
B3 Test
Page 9 Delete R395, C435, Q38, R26, Q39, R25, C29, U8, C34, R34, R43
Add R533
Change L34, R396, R48, R398, R53, R397 from SM010014500 to SD0020000T8 Page 17 Change R45 to 16. 9K _0 603_1%
Page 19 Add R40, R41, C30, R37, R38, C31 For VRAM Clock Termination Page 20 Add R114, R117, C95, R161, R158, C190 For VRAM Clock Termination Pag e 21 Change C320, C322 from 18P_0402_50V7K to 12P_0402_50V8J
Add R528, D26 Page 22 Add D25 for EC_LID _OUT# to preven t power leakage
B B
Page 23 Change R299 from 10_0402_5% to 1K_0402_5%
Pag e 29 Change C310 to 1U_0805_25V4Z Page 34 Change USB Po wer Switch to G528, (U31, U37)
Page 37 Delete R438 R474, R475, R509, Pag e 40 Change R33, R60, R404 to 120K_0402_5%
Page 41 Add U48 SN74LVC1G14DCKR_SC70-5
A A
Page 43 Add R532, Q50 for +1.8VS Power Down discharge
Add U47 to and S LP_S4# & SLP_S5#
Delete RP63, RP64 / Add R534, R535, R536, R537 for USB_OC# pull high
Add D22, D8
Add C691, C692, C693, C694, C695, C696, C697, C698, C699, C700, C672, C673
Change R32, R62 to 100K_0402_5%
Change Q40 to AO6400 for 5V FAN
Add R543, R544 for Card Reader Power
Add C674, C675, C676, C677, C678,C679, C680, 681, C682, C683, C684, C685, C686
C687, C688, C689, C690, C701, C702, C703, C704, C705
C Test
Page 41 Change C389 from 1U_0603_10V4Z to 1000P_0603_16V7K
Add C612 10P_0402_50V8K for EMI.
Add R546 1M_0402_5% for ALC250 issue. Page 42 Change R363 from 10K_0402_5% to 15K_0402_5% to reduce woofer volume. Page 34 Add C709, C710 for EMI.
Pre-MP
Delete R384 & add U30 to prevent ENVDD output high pulse before resetPage 21
Change C4 from 100P_0402_50V7K to 0.1U_0402_16V4Z to delay +LCDVDD turn on timing. Page 42 Change C411 from 0.047U_0402_16V7K to 0. 01U_0402_16V7K for ALC250 issue.
Compal Electronics, Inc.
Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SE CRET INFO RMATI ON. THIS SHEET MAY NO T BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
5
4
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
3
2
HW PIR
Size Document Number Rev
Custom
ECQ60 LA-2271
Date: Sheet
53 54Monday, August 09, 2004
1
of
Page 54
5
4
3
2
1
Version change list (P.I.R. List) Page 1 of 2
Reason for change PG # Modify List B.Ver#Item
D D
1
Update 12VSP(FAN) SUSP Function 4 4
Power section
1. Change PR8 to 10K from 1K
2. Change PR218 to 100K from 0 ohm
3. Add PQ70 (2N7002)
Date
2004.04.22
4. Add PR282 0 ohm
5. Update design circuit for 2.5VREF and SUSP# signal
Delete VTT_Powergood control module 44
3
For common parts design
C C
4
delete unnecessary 0ohm resister
5
adjust Vin detector 34
6
adjust PACIN voltage from 3.3V to 3.2V 34 change PR168 from 8.2K_0805_5% to 10K_0805_1%
1. Delete PR213 1K
2. Delete PC170 0.1U
delete PR247,PR19,PR109,PR113,PR115,PR116,PR117,PR118, PR107,PR125,PR127,PR132,PR135,PR137,PR254,PR79, PR260,PR292,PR119
change PR170 from 73.2K_0603_1% to 22K_0603_1% change PR172 from 40.2K_0603_1% to 36K_0603_1% change PR167 from 84.5K_0603_1% to 82.5K_0603_1%
7
EMI test failure 40 change PR105 and PR140 from 0_0603_5% to 2.2_0603_5%
8
PC60 rate voltage not enough 36 change PC60 from 0.047_0603_16V to 0.047U_0603_25V
9
B B
A A
Vin detector issue 34 change PR172 form 36K to 34.8K
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPER TY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
5
4
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
3
Compal Electronics, Inc.
Title
PWR PIR
Size Document Number Rev
Custom
ECQ60 LA-2271
2
Date: Sheet
54 54Monday, August 09, 2004
1
1A
of
Page 55
Loading...