Input signal timing specifications add Max. timing spec.
Modify Center Luminance of White to
Typ.=450 nits and Min.=400 nits.
Add screw hole section drawing.
Modify Max. of Operating Ambient Temperature to 45 ºC.
Modify Note (2)
Surface temperature of display area should be less than or equal to 70
ºC.
Modify the value of Lamp Current.
Modify the value of Power Consumption and Power Supply Current.
Modify Note (4) I
Modify Note (6) average lamp current 6.3mA.
Modify the value of Lamp Current.
Modify Cross Talk from 4% to 2%.
Modify Note (5).
Modify Note (7).
= 5.5 ~ 6.5mA rms.
L
3
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 2.2
www.panelook.com
Global LCD Panel Exchange Center
1. GENERAL DESCRIPTION
1.1 OVERVIEW
V562D1-L03 is a 56” Thin-Film-Transistor Liquid-Crystal (TFT-LCD) module with one 32-CCFL backlight unit
and 8ch-LVDS interface utilization. This module supports 3840 x 2160 Quad Full High Definition (QFHD) TV
format and can display 16.7M colors (8-bit). The inverter module for backlight is also built-in.
1.2 FEATURES
- Ultra Wide Viewing Angle (176(H)/ 176(V) for CR>30)
- High Brightness (450 nits)
- High Contrast Ratio (1200:1)
- Ultra Fast Response Time (Gray to gray average 6.5 ms)
- High Color Saturation (NTSC 75%)
- QFHD (3840 x 2160 pixels) Resolution
- 8ch-LVDS (Low Voltage Differential Signaling) Interface
- RoHS Compliance
www.panelook.com
Issued Date: Sep.25, 2007
Model No.: V562D1-L03
Approval
1.3 APPLICATION
- Luxurious Living Room TVs
- Public Display
- Home Theater
- Satellite Communication
- Medical Analyses/ Instruction
- Security and Monitoring
- Industrial Design
- 3D Display
- Digital Museum
- Multi-Media Display
1.4 GENERAL SPECIFICATI0NS
Item Specification Unit Note
Active Area 1244.16 (H) x 699.84 (V) (56.2” diagonal) mm
Bezel Opening Area 1252.1 (H) x 707.8 (V) mm
Driver Element a-si TFT active matrix - Pixel Number 3840x R.G.B. x 2160 pixel Pixel Pitch(Sub Pixel) 0.108 (H) x 0.324 (V) mm Pixel Arrangement RGB vertical stripe - Display Colors 16.7M color Display Operation Mode Transmissive mode / Normally black - -
Surface Treatment
Note (1) The specifications of the surface treatment are temporarily for this phase. CMO reserves the rights
Low reflection coating< 2% reflection
Hard coating 3H
- (1)
to change this feature.
4
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 2.2
www.panelook.com
Global LCD Panel Exchange Center
1.5 MECHANICAL SPECIFICATIONS
Item Min. Typ. Max. Unit Note
Horizontal(H)
Module Size
Vertical(V)
Depth(D)
Depth(D)
Weight
www.panelook.com
1309 1309.5 1310.2
766.5 767 767.7
57.2 58.5 59.8
61.9 63.2 64.5
23000 23500 24000
Issued Date: Sep.25, 2007
Model No.: V562D1-L03
Approval
mm
mm
mm To PCB cover
mm To inverter cover
g
5
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Note (1) Temperature and relative humidity range is shown in the figure below.
(a) 90 %RH Max. (Ta
(b) Wet-bulb temperature should be 39 ºC Max. (Ta > 40 ºC).
(c) No condensation.
Note (2) The maximum operating temperature is based on the test condition that the surface temperature of
display area is less than or equal to 70 ºC with LCD module alone in a temperature controlled chamber.
Thermal management should be considered in your product design to prevent the surface temperature
of display area from being over 70 ºC. The range of operating temperature may degrade in case of
improper thermal management in your product design.
Љ 40 ºC).
Value
Min. Max.
X, Y axis- 30 G (3), (5)
NOP
Z axis - 30 G (3), (5)
- 1.0 G (4), (5)
NOP
Unit Note
Note (3) 11 ms, half sine wave, 1 time for ± X, ± Y, and ± Z.
Note (4) 10 ~ 200 Hz, 10 min, 1 time each X, Y, Z.
Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that
the module would not be twisted or bent by the fixture. The module would not be twisted or bent by the
fixture.
10
6
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 2.2
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
Issued Date: Sep.25, 2007
Model No.: V562D1-L03
Approval
2.2 RATINGS OF IMAGE STICKING
Item Symbol Value Unit Note
Room Temperature Image Sticking RT IS Invisibility 6% ND (%)(1)(3)
High Temperature Image Sticking HT IS Invisibility 6% ND (%)(2)(3)
Note (1) Room temperature image sticking test is at 25
for 12 hours.
Note (2) High temperature image sticking test is at 50
Note (3) Inspection condition is at pattern B (128grade) after 5 mins from pattern A.
A. Pattern A (checker pattern) B. Pattern B (128grade)
3oC environment and fix the pattern A (checker pattern)
3oC environment and fix the pattern A for 12 hours.
7
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 2.2
www.panelook.com
Global LCD Panel Exchange Center
3. ELECTRICAL MAXIMUM RATINGS
3.1 TFT LCD MODULE
www.panelook.com
Issued Date: Sep.25, 2007
Model No.: V562D1-L03
Approval
Item Symbol
V
Power Supply Voltage
Logic Input Voltage
Note: (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation
should be restricted to the conditions described under normal operating conditions.
V
CC1
CC2
VIN
Value
Min. Max.
-0.3 20
-0.3 6
-0.3 3.6
Unit Note
V
V
V
(1)
3.2 BACKLIGHT UNIT
Item Symbol
Lamp Voltage VW
Power Supply Voltage VBL 0 30 V
Control Signal Level
Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation
should be restricted to the conditions described under Normal Operating Conditions.
Note (2) No moisture condensation or freezing.
Note (3) The control signals include On/Off Control, Internal PWM Control, External PWM Control and
Ё
Val ue
Min.Max.
Ё
-0.3 7 V
5000 V
Unit Note
RMS
(1)
(2), (3)
Internal/External PWM Selection.
8
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 2.2
www.panelook.com
Global LCD Panel Exchange Center
4. ELECTRICAL CHARACTERISTICS
4.1 TFT LCD MODULE
Parameter Symbol
Power Supply Voltage
Power Supply Ripple Voltage
Rush Current
White - 1.8 2.4 A
Black - 0.7 - A
Vertical Stripe
Power Supply Current
Differential Input High
LVDS
Interface
Threshold Voltage
Differential Input Low
Threshold Voltage
Common Input Voltage V
Terminating Resistor R
Input High Threshold Voltage VIH 2.7 - 3.3 V CMOS
Interface
Input Low Threshold Voltage V
Note: (1) The module should be always operated within the above ranges.
White - 2.8 - A
Black - 2.3 - A
Vertical Stripe - 2.5 3.2 A
V-Stripe-2column
www.panelook.com
Issued Date: Sep.25, 2007
Model No.: V562D1-L03
Value
Min. Typ. Max.
V
17.1 18 18.9 V
CC1
V
4.5 5 5.5 V
CC2
V
- - 400 mV
RP1
V
200 mV
RP2
I
- - 4.5 A
RUSH1
- - 9.5 A
I
RUSH2
I
CC1
- 1.4 - A
I
CC2
3.4 4.4 A
- - +100 mV
V
LVT H
-100 - mV
V
LVTL
1.125 1.25 1.375 V
LVC
100 ohm
T
0 - 0.7 V
IL
Approval
Unit Note
(1)
(2)
(3)
(2) Measurement conditions:
+5V or +18V
(Low to High)
(Control Signal)
SW
+5.0V or
R1
1K
Q1 Si4485DY
FUSE
VR1
47K
R2
1K
Q2
2N7002
C1
0.01uF
C3
1uF
Vcc 1 or
(LCD Module Input)
9
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 2.2
www.panelook.com
Global LCD Panel Exchange Center
GND
www.panelook.com
Vcc rising time is at least 470μs
0.9Vcc
0.1Vcc
470μs
Issued Date: Sep.25, 2007
Model No.: V562D1-L03
Approval
(3)The specified power supply current is under the conditions at Vcc1 = 18 V, Vcc2 = 5 V, Ta = 25 ± 2 ºC,
f
= 60 Hz, whereas a power dissipation check pattern below is displayed.
v
a. White Pattern
c. Vertical Stripe Pattern
b. Black Pattern
Active Area Active Area
R
G
R
B
G
B
B
R
R
G
G
B
B
R
B
R
G
B
R
G
B
RR
G
B
G
B
Active Area
10
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Power Supply Voltage VBL 22.8 24.0 25.2 VDC
Power Supply Current IBL - 13.13 13.75 A Non Dimming
Input Ripple Noise - - - 500 mV
Oscillating Frequency FW 47 50 53 kHz
Dimming frequency FB 150 160 180 Hz
Minimum Duty Ratio D
- 20 - %
MIN
Note (1) Lamp current is measured by utilizing high frequency current meters as shown below:
Min. Typ. Max.
2кккк
)
Val ue
Unit Note
VBL=22.8V
P-P
Note (2) The lamp starting voltage V
should be applied to the lamp for more than 1 second after startup.
S
Otherwise the lamp may not be turned on.
Note (3) The lamp frequency may produce interference with horizontal synchronous frequency of the
display input signals, and it may result in line flow on the display. In order to avoid interference, the
lamp frequency should be detached from the horizontal synchronous frequency and its harmonics
as far as possible.
Note (4) The life time of a lamp is defined as when the brightness is larger than 50% of its original value and
the effective discharge length is longer than 80% of its original length (Effective discharge length is
defined as an area that has equal to or more than 70% brightness compared to the brightness at
the center point of lamp.) as the time in which it continues to operate under the condition at Ta = 25
2к and I
Note (5) The power supply capacity should be higher than the total inverter power consumption P
= 5.5 ~ 6.5mA rms.
L
. Since
BL
the pulse width modulation (PWM) mode was applied for backlight dimming, the driving current
changed as PWM duty on and off. The transient response of power supply should be considered
for the changing loading when inverter dimming.
Note (6) The measurement condition of Max. value is based on 56" backlight unit under input voltage 24V
, average lamp current 6.3 mA and lighting 30 minutes later.
11
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 2.2
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
Issued Date: Sep.25, 2007
Model No.: V562D1-L03
Approval
Inverter
(Master)
a
1
2
a
a
1
2
a
a
1
2
a
a
1
2
a
a
1
2
a
a
1
2
a
a
1
2
a
a
1
2
a
HV (White -)
HV(Blue -)
HV (White +)
HV(Blue +)
HV (White -)
HV(Blue -)
HV (White +)
HV(Blue +)
HV (White -)
HV(Blue -)
HV (White +)
HV(Blue +)
HV (White -)
HV(Blue -)
HV (White +)
HV(Blue +)
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
HV (Pink +)
HV (White +)
HV (Pink -)
HV (White -)
HV (Pink +)
HV (White +)
HV (Pink -)
HV (White -)
HV (Pink +)
HV (White +)
HV (Pink -)
HV (White -)
HV (Pink +)
HV (White +)
HV (Pink -)
HV (White -)
A
b
1
2
A
b
1
A
b
2
A
b
1
A
b
2
A
b
A
b
1
2
A
b
A
b
1
A
b
2
A
b
1
A
b
2
1
A
b
2
A
b
A
b
1
2
A
b
Inverter
(Slave 2)
Inverter
(Slave 1)
LCD Module
a
1
2
a
1
a
2
a
1
a
2
a
a
1
2
a
a
1
2
a
a
1
2
a
a
1
2
a
1
a
2
a
HV (White -)
HV(Blue -)
HV (White +)
HV(Blue +)
HV (White -)
HV(Blue -)
HV (White +)
HV(Blue +)
HV (White -)
HV(Blue -)
HV (White +)
HV(Blue +)
HV (White -)
HV(Blue -)
HV (White +)
HV(Blue +)
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
HV (Pink +)
HV (White +)
HV (Pink -)
HV (White -)
HV (Pink +)
HV (White +)
HV (Pink -)
HV (White -)
HV (Pink +)
HV (White +)
HV (Pink -)
HV (White -)
HV (Pink +)
HV (White +)
HV (Pink -)
HV (White -)
A
b
1
A
b
2
A
b
1
2
A
b
A
b
1
2
A
b
A
b
1
A
b
2
A
b
1
A
b
2
A
b
1
A
b
2
A
b
1
A
b
2
A
b
1
2
A
b
Inverter
(Slave 3)
12
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 2.2
www.panelook.com
Global LCD Panel Exchange Center
4.2.3 INVERTER INTERTFACE CHARACTERISTICS
Parameter Symbol
On/Off Control Voltage
Internal/External PWM
Select Voltage
Voltage
Voltage
VBL Rising Time Tr1 웎 30 웎 50 ms
VBL Falling Time Tf1 웎 30 웎 50 ms
Control Signal Rising Time Tr
Control Signal Falling Time Tf
PWM Signal Rising Time T
PWM Signal Falling Time T
Input impedance RIN
PWM Delay Time T
BLON Delay Time Ton Ё 300 Ё 500 ms
BLON Off Time T
ON
OFF
HI
LO
MAX3.153.3 3.45V Note (5) Internal PWM Control
MIN
HI2.0
LO
www.panelook.com
Issued Date: Sep.25, 2007
Model No.: V562D1-L03
Ё
0
0
0
1
Val ue
Ё
Ё
Ё-
Ё
0
Ё
Ё
5.0V
0.8V
5.0V
0.8V
Ё
5.0Vduty onExternal PWM Control
0.8Vduty off
100 ms
100 ms
50 us
50 us
Ё Ё MӨ
Unit Note
Vminimum duty ratio
Te st
Condition
V
BLON
V
SEL
V
V
IPWM
V
V
EPWM
PW MR
PW MF
Ё 100 300 mS
PW M
Ё 300 Ё 500 ms
off
Ё
Ё
Ё
Ё
= L
SEL
= H
SEL
Ё Ё Ё
Ё Ё Ё
Ё Ё Ё
Ё Ё Ё
Ё
Min.Typ.Max.
2.0
2.0
Approval
Note (1) The SEL signal should be valid before backlight turns on by BLON signal. It is inhibited to change
the internal/external PWM selection (SEL) during backlight turn on period.
Note (2) The power sequence and control signal timing are shown in the following figure.
Note (3) The power sequence and control signal timing must follow the figure below. For a certain reason,
the inverter has a possibility to be damaged with wrong power sequence and control signal timing.
Note (4) Abnormal operation may occur if these maximum values of control signal are exceeded.
Note (5) The range of V
the start dimming point) except the Max. value of V
for dimming brightness should be constrained from 0V to 2.85V (i.e., 2.85V is
IPWM
mentioned here is only for the maximum
IPWM
brightness useful. In other words, 2.85V~3.15V is not suggested for using to prevent from possibly
abnormal phenomenon.
13
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 2.2
www.panelook.com
Loading...
+ 29 hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.