One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version2.5
www.panelook.com
Global LCD Panel Exchange Center
p
www.panelook.com
Issued Date: Sep. 1, 2008
Model No.: V562D1-L02
Approval
Ver 2.2
Ver 2.3
Ver 2.4
Ver 2.5
Aug. 13,’07
Sep. 25,’07
Feb. 12,’08
Sep. 1,’08
12
12
13
13
29
42
44
41
42
44
42
38
39
42
4.2.1
4.2.2
4.2.2
4.2.2
8.1
Appendix 3
Reference 2
Appendix 2
Appendix 3
Reference 2
Appendix 3
12
12
Appendix 3
Modify the value of Lamp Current.
Modify the value of Power Consumption and Power Supply Current.
Modify Note (4) I
Modify Note (6) average lamp current 6.3mA.
Modify the value of Lamp Current.
Add C2 Revision.
Add modification record of “CP point rework for 6.0mA lam
current”.
Modify inverter revision to Rev.2E (Rev.9).
Add record of “C2 After 10/5”.
Add modification record of “Rev.2E”.
Add record of C3.
Modify mechanical diagram to represent adding sensor holes.
Modify mechanical diagram to represent adding sensor holes.
Add record of “C4”.
= 5.5 ~ 6.5mA rms.
L
4
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version2.5
www.panelook.com
Global LCD Panel Exchange Center
1. GENERAL DESCRIPTION
1.1 OVERVIEW
V562D1-L02 is a 56” Thin-Film-Transistor Liquid-Crystal (TFT-LCD) module with one 32-CCFL backlight unit
and 4 ports Single-DVI utilization. This module supports 3840 x 2160 Quad Full High Definition (QFHD) TV
format and can display 16.7M colors (8-bit). The inverter module for backlight is also built-in.
1.2 FEATURES
- Ultra Wide Viewing Angle (176(H)/ 176(V) for CR>30)
- High Brightness (500 nits)
- High Contrast Ratio (1200:1)
- Ultra Fast Response Time (Gray to gray average 6.5 ms)
- High Color Saturation (NTSC 75%)
- QFHD (3840 x 2160 pixels) Resolution
- 4 Ports Single-DVI (Digital Visual Interface)
- RoHS Compliance
www.panelook.com
Issued Date: Sep. 1, 2008
Model No.: V562D1-L02
Approval
1.3 APPLICATION
- Luxurious Living Room TVs
- Public Display
- Home Theater
- Satellite Communication
- Medical Analyses/ Instruction
- Security and Monitoring
- Industrial Design
- 3D Display
- Digital Museum
- Multi-Media Display
1.4 GENERAL SPECIFICATI0NS
Item Specification Unit Note
Active Area 1244.16 (H) x 699.84 (V) (56.2” diagonal) mm
Bezel Opening Area 1252.1 (H) x 707.8 (V) mm
Driver Element a-si TFT active matrix - Pixel Number 3840x R.G.B. x 2160 pixel Pixel Pitch(Sub Pixel) 0.108 (H) x 0.324 (V) mm Pixel Arrangement RGB vertical stripe - Display Colors 16.7M color Display Operation Mode Transmissive mode / Normally black - -
Surface Treatment
Note (1) The specifications of the surface treatment are temporarily for this phase. CMO reserves the rights
Low reflection coating< 2% reflection
Hard coating 3H
- (1)
to change this feature.
5
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version2.5
www.panelook.com
Global LCD Panel Exchange Center
1.5 MECHANICAL SPECIFICATIONS
Item Min. Typ. Max. Unit Note
Horizontal(H)
Module Size
Vertical(V)
Depth(D)
Depth(D)
Weight
www.panelook.com
1309 1309.5 1310.2
766.5 767 767.7
57.2 58.5 59.8
61.9 63.2 64.5
23000 23500 24000
Issued Date: Sep. 1, 2008
Model No.: V562D1-L02
Approval
mm
mm
mm To PCB cover
mm To inverter cover
g
6
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Power Supply Voltage VBL 22.8 24.0 25.2 VDC
Power Supply Current IBL - 13.13 13.75 A Non Dimming
Input Ripple Noise - - - 500 mV
Oscillating Frequency FW 47 50 53 kHz
Dimming frequency FB 150 160 180 Hz
Minimum Duty Ratio D
- 20 - %
MIN
Note (1) Lamp current is measured by utilizing high frequency current meters as shown below:
Min. Typ. Max.
2кккк
)
Val ue
Unit Note
VBL=22.8V
P-P
Note (2) The lamp starting voltage V
should be applied to the lamp for more than 1 second after startup.
S
Otherwise the lamp may not be turned on.
12
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version2.5
www.panelook.com
Global LCD Panel Exchange Center
Note (3) The lamp frequency may produce interference with horizontal synchronous frequency of the
display input signals, and it may result in line flow on the display. In order to avoid interference, the
lamp frequency should be detached from the horizontal synchronous frequency and its harmonics
as far as possible.
Note (4) The life time of a lamp is defined as when the brightness is larger than 50% of its original value and
the effective discharge length is longer than 80% of its original length (Effective discharge length is
defined as an area that has equal to or more than 70% brightness compared to the brightness at
the center point of lamp.) as the time in which it continues to operate under the condition at Ta = 25
2к
and IL = 5.5 ~ 6.5mA rms.
www.panelook.com
Issued Date: Sep. 1, 2008
Model No.: V562D1-L02
Approval
Note (5) The power supply capacity should be higher than the total inverter power consumption P
the pulse width modulation (PWM) mode was applied for backlight dimming, the driving current
changed as PWM duty on and off. The transient response of power supply should be considered
for the changing loading when inverter dimming.
Note (6) The measurement condition of Max. value is based on 56" backlight unit under input voltage 24V
, average lamp current 6.3 mA and lighting 30 minutes later.
. Since
BL
13
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version2.5
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
Issued Date: Sep. 1, 2008
Model No.: V562D1-L02
Approval
Inverter
(Master)
a
1
2
a
a
1
2
a
a
1
2
a
a
1
2
a
a
1
2
a
a
1
2
a
a
1
2
a
a
1
2
a
HV (White -)
HV(Blue -)
HV (White +)
HV(Blue +)
HV (White -)
HV(Blue -)
HV (White +)
HV(Blue +)
HV (White -)
HV(Blue -)
HV (White +)
HV(Blue +)
HV (White -)
HV(Blue -)
HV (White +)
HV(Blue +)
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
HV (Pink +)
HV (White +)
HV (Pink -)
HV (White -)
HV (Pink +)
HV (White +)
HV (Pink -)
HV (White -)
HV (Pink +)
HV (White +)
HV (Pink -)
HV (White -)
HV (Pink +)
HV (White +)
HV (Pink -)
HV (White -)
A
b
1
2
A
b
1
A
b
2
A
b
1
A
b
2
A
b
A
b
1
2
A
b
A
b
1
A
b
2
A
b
1
A
b
2
1
A
b
2
A
b
A
b
1
2
A
b
Inverter
(Slave 2)
Inverter
(Slave 1)
LCD Module
a
1
2
a
1
a
2
a
1
a
2
a
a
1
2
a
a
1
2
a
a
1
2
a
a
1
2
a
1
a
2
a
HV (White -)
HV(Blue -)
HV (White +)
HV(Blue +)
HV (White -)
HV(Blue -)
HV (White +)
HV(Blue +)
HV (White -)
HV(Blue -)
HV (White +)
HV(Blue +)
HV (White -)
HV(Blue -)
HV (White +)
HV(Blue +)
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
HV (Pink +)
HV (White +)
HV (Pink -)
HV (White -)
HV (Pink +)
HV (White +)
HV (Pink -)
HV (White -)
HV (Pink +)
HV (White +)
HV (Pink -)
HV (White -)
HV (Pink +)
HV (White +)
HV (Pink -)
HV (White -)
A
b
1
A
b
2
A
b
1
2
A
b
A
b
1
2
A
b
A
b
1
A
b
2
A
b
1
A
b
2
A
b
1
A
b
2
A
b
1
A
b
2
A
b
1
2
A
b
Inverter
(Slave 3)
14
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version2.5
www.panelook.com
Global LCD Panel Exchange Center
X
)
)
4.2.3 INVERTER INTERTFACE CHARACTERISTICS
Parameter Symbol
On/Off Control Voltage
Internal/External PWM
Select Voltage
Voltage
External PWM Control
Voltage
VBL Rising Time Tr1 웎 30 웎 50 ms
VBL Falling Time Tf1 웎 30 웎 50 ms
Control Signal Rising Time Tr
Control Signal Falling Time Tf
PWM Signal Rising Time T
PWM Signal Falling Time T
Input impedance RIN
BLON Delay Time Ton
BLON Off Time T
ON
OFF
HI
LO
MA
MIN
HI2.0
LO
V
V
V
V
PW MR
BLON
IPWM
EPWM
PW MF
www.panelook.com
Te st
Condition
SEL
V
V
off
Ё
Ё
Ё
Ё
= L
SEL
= H
SEL
Ё
Ё
Ё
Ё
Ё
Ё
1 Ё
Ё
1 Ё
Val ue
Min.Typ.Max.
2.0
0
2.0
0
ЁЁ
Ё
0
Ё
Ё
Ё
Ё
1
Ё
Ё
Ё
Ё
0
Ё
Ё
Ё
Ё
Ё
Ё
Ё
5.0V
0.8V
5.0V
-
0.8V
3.0Vmaximum duty ratioInternal PWM Control
Ё
5.0Vduty on, Note(4
0.8Vduty off, Note(4
100 ms
100 ms
50 us
50 us
Ё
Ё
Ё
Issued Date: Sep. 1, 2008
Model No.: V562D1-L02
Approval
Unit Note
Vminimum duty ratio
MӨ
ms
ms
Note (1) The SEL signal should be valid before backlight turns on by BLON signal. It is inhibited to change
the internal/external PWM selection (SEL) during backlight turn on period.
Note (2) The power sequence and control signal timing are shown in the following figure.
Note (3) The power sequence and control signal timing must follow the figure below. For a certain reason,
the inverter has a possibility to be damaged with wrong power sequence and control signal timing.
Note (4) EPWM duty ratio without inverter shut down is 0~95 % and 100%.
15
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version2.5
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
Issued Date: Sep. 1, 2008
Model No.: V562D1-L02
Approval
V
V
V
V
BL
BLON
V
SEL
EPWM
IPWM
Tr1
2.0V
0.8V
2.0V
0.8V
2.0V
0.8V
3.0V
Ton
Backlight on duration
Tr
Ext. Dimming Function
T
PWMR
PWM
T
T
Tf
Int. Dimming Function
PWMF
0
0
0
0
0
Tf1
Toff
V
W
External
PWM
Period
External
PWM Duty
100%
Minimun
Duty
16
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version2.5
www.panelook.com
Loading...
+ 36 hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.