A.2 I2C BUS APPLICATION NOTE.................................................................................................. 37
A.3 TWO WIRE BUS DEVICE ADDRESS ....................................................................................... 37
A.4 TWO WAY TO CONTROL THE TWO WIRE BUS .................................................................... 38
A.5 TWO WIRE BUS COMMAND TABLE ...................................................................................... 39
A.6 TWO WIRE BUS REQUIREMENT............................................................................................ 43
A.7 THE TWO WIRE BUS SEQUENCE ........................................................................................... 44
3
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 2. 5
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
REVISION HISTORY
VersionDate
Ver 2.5 Aug. 10, 09’All All Approval Specification Ver 2.5 was first issued.
Page
(New)
SectionDescription
Issued Date: Aug. 10, 2009
Model No.: V546H1-LH2
Approval
4
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 2. 5
www.panelook.com
Global LCD Panel Exchange Center
1. GENERAL DESCRIPTION
1.1 OVERVIEW
V546H1-LH2 is a 54.6” TFT Liquid Crystal Display module with 22-CCFL Backlight unit and 2ch-LVDS
interface. This module supports 1920 x 1080 HDTV format and can display true 1.073G colors
(8bit+FRC/color). The inverter module for backlight is built-in.
1.2 FEATURES
- High brightness (500nits)
- High contrast ratio (4000:1)
- Fast response time (Gray to Gray typical 4.5ms)
- High color saturation (72% NTSC)
- Full HDTV (1920 x 1080 pixels) resolution, true HDTV format
- DE (Data Enable) only mode
- LVDS (Low Voltage Differential Signaling) interface
- Optimized response time for 120 Hz frame rate
- Ultra wide viewing angle: Super MVA technology
1.3 APPLICATION
www.panelook.com
Issued Date: Aug. 10, 2009
Model No.: V546H1-LH2
Approval
- Standard Living Room TVs.
- Public Display Application.
- Home Theater Application.
- MFM Application.
1.4 GENERAL SPECIFICATI0NS
Item Specification Unit Note
Active Area 1209.6(H) x 680.4(V) (54.6” diagonal) mm
Bezel Opening Area 1217.6 (H) x 688.4 (V) mm
Driver Element a-si TFT active matrix - Pixel Number 1920x R.G.B. x 1080 pixel Pixel Pitch(Sub Pixel) 0.21(H) x 0.63(V) mm Pixel Arrangement RGB vertical stripe - Display Colors 1.073G (8bit+FRC/color) color Display Operation Mode Transmissive mode / Normally black - -
Surface Treatment
Note (1) Please refer to the attached drawings in chapter 9 for more information about the front and
back outlines.
Note (2) The spec of the surface treatment is temporarily for this phase. CMO reserves the rights to
change this feature.
Anti-Glare coating (11% Low Haze)
Hardness (3H)
- (2)
(1)
1.5 MECHANICAL SPECIFICATIONS
Item Min. Typ. Max. Unit Note
Horizontal (H) 1266.1 1267.6 1269.1 mm
Module Size
Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.
Note (2) Module Depth does not include connectors.
Vertical (V) 737.2 738.4 739.6 mm
Depth (D) 38.5 40 41.5 mm
Weight - 20500 - g -
5
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
(1), (2)
Version 2. 5
www.panelook.com
Global LCD Panel Exchange Center
2. ABSOLUTE MAXIMUM RATINGS
2.1 ABSOLUTE RATINGS OF ENVIRONMENT
Item Symbol
Storage Temperature TST -20 +60 ºC (1)
Operating Ambient Temperature TOP 0 50 ºC (1), (2)
Shock (Non-Operating) S
Vibration (Non-Operating) V
Note (1) Temperature and relative humidity range is shown in the figure below.
NOP
www.panelook.com
Issued Date: Aug. 10, 2009
Model No.: V546H1-LH2
Approval
Value
Min. Max.
±X, ±Y30
±Z
- 1.0 G (4), (5)
NOP
30
Unit Note
G (3), (5)
(a) 90 %RH Max. (Ta 40 ºC).
(b) Wet-bulb temperature should be 39 ºC Max. (Ta > 40 ºC).
(c) No condensation.
Note (2) The maximum operating temperature is based on the test condition that the surface temperature of
display area is less than or equal to 65 ºC with LCD module alone in a temperature controlled chamber.
Thermal management should be considered in final product design to prevent the surface temperature
of display area from being over 65 ºC. The range of operating temperature may degrade in case of
improper thermal management in final product design.
Note (3) 11 ms, half sine wave, 1 time for ± X, ± Y, ± Z.
Note (4) 10 ~ 200 Hz, 10 min, 1 time each X, Y, Z.
Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that
the module would not be twisted or bent by the fixture.
Љ
Relative Humidity (%RH)
100
90
80
60
Operating Range
40
20
10
Storage Range
Temperature (ºC)
6
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
80 60 -20 40 0 20 -40
Version 2. 5
www.panelook.com
Global LCD Panel Exchange Center
2.2 ELECTRICAL ABSOLUTE RATINGS
2.2.1 TFT LCD MODULE
www.panelook.com
Issued Date: Aug. 10, 2009
Model No.: V546H1-LH2
Approval
Item Symbol
Min. Max.
Power Supply Voltage VCC -0.3 13.5 V
Logic Input Voltage VIN -0.3 3.6 V
Value
Unit Note
(1)
2.2.2 BACKLIGHT INVERTER UNIT
Item Symbol
Lamp Voltage VW
Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation
should be restricted to the conditions described under Normal Operating Conditions.
Value
Min. Max.
Ё
3000 V
Unit Note
RMS
7
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 2. 5
www.panelook.com
Global LCD Panel Exchange Center
3. ELECTRICAL CHARACTERISTICS
www.panelook.com
Issued Date: Aug. 10, 2009
Model No.: V546H1-LH2
Approval
3.1 TFT LCD MODULE
(Ta = 25 ± 2 ºC)
Parameter Symbol
Power Supply Voltage VCC
Rush Current I
White Pattern
Power Supply
Current
Black Pattern
Vertical Stripe
Differential Input High
Threshold Voltage
Differential Input Low
LVDS
interface
Threshold Voltage
Common Input Voltage VCM
Differential input voltage |VID|
Min. Typ. Max.
10.8 12 13.2 V (1)
RUSH
Ё
Ё
Ё
-
V
V
LVT H
LVT L
+100
1.0 1.2 1.4 V
100
Ё
ЁЁЁЁ
ЁЁЁЁ
Ё
Value
Unit Note
Ё
1.7
1.7
2.6 3.1 A
Ё
Ё
5.2 A (2)
Ё
Ё
Ё
-100
A
A
mV
mV
(3)
(4)
Ё
600
mV
Ё
Terminating Resistor R
Input High Threshold
CMOS
interface
Voltage
Input Low Threshold
Voltage
Note (1) The module should be always operated within the above ranges.
Note (2) Measurement condition:
V
V
T
IH
IL
2.7
0
100
Ё
Ё
Ё
3.3 V
0.7 V
ohm
8
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 2. 5
www.panelook.com
Global LCD Panel Exchange Center
+12V
R1
1K
www.panelook.com
Q1
Si4485D
FUSE
Issued Date: Aug. 10, 2009
Model No.: V546H1-LH2
Approval
C3
1uF
Vcc
(LCD Module Input)
VR1
(Low to High)
(Control Signal)
SW
R2
1K
47K
Q2
2N7002
C1
0.01
Vcc rising time is 470us
Vcc
0.9Vcc
0.1Vcc
GND
470us
Note (3) The specified power supply current is under the conditions at Vcc = 12V, Ta = 25 ± 2 ºC, fv = 60 Hz,
whereas a power dissipation check pattern below is displayed.
a. White Pattern
Active Area
9
b. Black Pattern
Active Area
Version 2. 5
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
c. Vertical Stripe Pattern
www.panelook.com
Issued Date: Aug. 10, 2009
Model No.: V546H1-LH2
Approval
Active Area
Note (4) The LVDS input characteristics are as follows:
R
G
R
B
G
R
B
G
RR
G
B
B
B
B
R
R
R
G
G
G
G
B
B
B
B
R
R
10
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Min. Typ. Max.
Lamp Input Voltage VL - 1440 - V
Lamp Current IL 4.5 5.0 5.5 mA
Lamp Turn On VoltageVS
- - 3155 V
- - 2425 V
Value
Ta = 25 ± 2 ºC)
Unit Note
-
RMS
RMS
(2), Ta = 0 ºC
RMS
(2), Ta = 25 ºC
RMS
(1)
Operating Frequency FL 30 55 80 KHz (3)
Lamp Life Time LBL 50,000 - - Hrs (4)
3.2.2 INVERTER CHARACTERISTICS (
Parameter Symbol
Total Power Consumption P
- 160 175 W (5) ,(6) IL =5.0mA
255
Ta = 25 ± 2 ºC)
Val ue
Min. Typ. Max.
Unit Note
Power Supply Voltage VBL 22.8 24 25.2 VDC
Supply Voltage Difference VD - - 1 VDC (7)
Power Supply Current IBL - 6.67 7.3 A Non Dimming
Input Ripple Noise - - - 912 mV
VBL=22.8V
P-P
Oscillating Frequency FW 52 55 58 kHz (3)
Dimming frequency FB 150 160 170 Hz
Minimum Duty Ratio D
- 20 - %
MIN
Note (1) Lamp current is measured by utilizing AC current probe and its value is average by measuring
master and slave board.
Note (2) The lamp starting voltage VS should be applied to the lamp for more than 1 second after startup.
Otherwise the lamp may not be turned on.
Note (3) The lamp frequency may produce interference with horizontal synchronous frequency of the display
input signals, and it may result in line flow on the display. In order to avoid interference, the lamp
frequency should be detached from the horizontal synchronous frequency and its harmonics as far
as possible.
Note (4) The life time of a lamp is defined as when the brightness is larger than 50% of its original value and
the effective discharge length is longer than 80% of its original length (Effective discharge length is
defined as an area that has equal to or more than 70% brightness compared to the brightness at
the center point of lamp.) as the time in which it continues to operate under the condition at Ta = 25
±2 and I
к
Note (5) The power supply capacity should be higher than the total inverter power consumption P
= 4.5~ 5.5mArms.
L
. Since
BL
the pulse width modulation (PWM) mode was applied for backlight dimming, the driving current
changed as PWM duty on and off. The transient response of power supply should be considered
for the changing loading when inverter dimming.
Note (6) The measurement condition of Max. value is based on 54.6" backlight unit under input voltage 24V,
average lamp current 5.3mA and lighting 30 minutes later.
Note (7) The voltage difference of power supply voltage (V
over 1V.
) between Master and Slave board could not
BL
11
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 2. 5
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
Issued Date: Aug. 10, 2009
Model No.: V546H1-LH2
Approval
Inverter
(Master)
A
A
A
A
A
A
A
A
A
A
A
A
HV(White -)
2
HV (Pink +)
1
HV(White -)
2
HV (Pink +)
1
HV(White -)
2
HV (Pink +)
1
HV(White -)
2
HV (Pink +)
1
HV(White -)
2
HV (Pink +)
1
HV(White -)
2
HV (Pink +)
1
HV (White-)
HV (Pink +)
HV (White-)
HV (Pink +)
HV (White-)
HV (Pink +)
HV (White-)
HV (Pink +)
HV (White-)
HV (Pink +)
HV (White-)
HV (Pink +)
A
1
2
A
A
1
2
A
A
1
2
A
Inverter
(Slave2)
A
1
2
A
A
1
2
A
A
1
2
A
LCD Module
Inverter
(Slave1)
A
A
A
A
A
A
A
A
A
A
HV (Pink +)
1
HV(White -)
2
HV (Pink +)
1
HV(White -)
2
HV (Pink +)
1
HV(White -)
2
HV (Pink +)
1
HV(White -)
2
HV (Pink +)
1
HV(White -)
2
HV (White-)
HV (Pink +)
HV (White-)
HV (Pink +)
HV (White-)
HV (Pink +)
HV (White-)
HV (Pink +)
HV (White-)
HV (Pink +)
A
1
2
A
A
1
2
A
A
1
2
A
A
1
2
A
A
1
2
A
Inverter
(Slave3)
12
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 2. 5
www.panelook.com
Global LCD Panel Exchange Center
3.2.3 INVERTER INTERFACE CHARACTERISTICS
Parameter Symbol
On/Off Control Voltage
Voltage
Voltage
Status Signal
VBL Rising Time Tr1
VBL Falling Time Tf1
Control Signal Rising Time Tr
Control Signal Falling Time Tf
PWM Signal Rising Time T
PWM Signal Falling Time T
Input impedance RIN
PWM Delay Time T
BLON Delay Time
BLON Off Time T
Note (1) The Dimming signal should be valid before backlight turns on by BLON signal. It is inhibited to
ON
OFF
MAX2.853.0 3.15V Maximum duty ratioInternal PWM Control
MIN
HI 2.0
LO
HI3.03.33.6VNormal
LO
V
BLON
V
IPWM
V
EPWM
Status
PW MR
PW MF
PW M
Ton
T
on1
off
www.panelook.com
Te st
Condition
Ё
Ё
Ё
Ё
Ё
Ё
30 Ё
Ё
30 Ё
Ё
Ё
Ё
Ё
Ё
Ё
100 Ё ms
Ё
300 Ё
ЁЁЁЁ
300
Ё
300 Ё
Min.Typ.Max.
2.0
0
Ё
0
0
Ё
Ё
Ё
Ё
1
Value
Ё
Ё
0
Ё
Ё
Ё
Ё
Ё
Ё
Ё
Ё
ЁЁЁЁ
Issued Date: Aug. 10, 2009
Model No.: V546H1-LH2
Approval
Unit Note
5.0 V
0.8 V
Ё
5.0 V Duty on External PWM Control
0.8 V Duty off
0.8 V Abnormal
Ё
ms
Ё
ms
100 ms
100 ms
50 us
50 us
Ё
Ё
ms
Ё
ms
Ё
ms
V Minimum duty ratio
10%-90%V
BL
MΩ
change the internal/external PWM signal during backlight turn on period.
Note (2) The power sequence and control signal timing are shown in the following figure. For a certain
reason, the inverter has a possibility to be damaged with wrong power sequence and control
signal timing.
Note (3) While system is turned ON or OFF, the power sequences must follow as below descriptions:
Turn ON sequence: VBL
Turn OFF sequence: BLOFF → PWM signal → VBL
→
PWM signal → BLON
13
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 2. 5
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
Issued Date: Aug. 10, 2009
Model No.: V546H1-LH2
Approval
V
V
V
BL
V
BLON
EPWM
IPWM
9
Toff
%/
Tf1
9
%/
Tr1
9
%/
9
%/
2.0V
0.8V
Ton
Ton1
0
0
Backlight on duration
Tr
Tf
Ext. Dimming Function
T
PWMR
2.0V
0
0.8V
T
PWM
T
PWMF
Floating
3.15V
0
Floating
Int. Dimming Function
V
W
External
PWM
Period
External
PWM Duty
100%
Minimun
Duty
14
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 2. 5
www.panelook.com
Loading...
+ 30 hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.