1. GENERAL DESCRIPTION....................................................................................................................................5
1.2 FEATURES ....................................................................................................................................................5
7.1 TEST CONDITIONS..................................................................................................................................... 27
9. DEFINITION OF LABELS ...................................................................................................................................32
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1.0
www.panelook.com
Global LCD Panel Exchange Center
REVISION HISTORY
Version Date
Ver. 1.0
Spe. 10.09
Page
(New)
All
www.panelook.com
Section Description
All
The Preliminary Specification was first issued.
Issue Date:Sep.10,2009
Model No.: V470H2-LE1
Preliminary
4
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1.0
www.panelook.com
Global LCD Panel Exchange Center
1. GENERAL DESCRIPTION
1.1 OVERVIEW
V470H2-LE1 is a 47” TFT Liquid Crystal Display module with 6pcs LED Light Bar Backlight unit and 4ch-LVDS
interface. This module supports 1920 x 1080 Full HDTV format and can display true 1.07G colors (8-bit+FRC
/color). The converter module for backlight is built-in.
1.2 FEATURES
Ё
High brightness (450 nits)
Ё
High contrast ratio (4000:1)
Ё
Fast response time (Gray to gray average 4.5 ms)
Ё
High color saturation (NTSC 72%)
Ё
Full HDTV (1920 x 1080 pixels) resolution, true HDTV format
Ё
DE (Data Enable) only mode
www.panelook.com
Issue Date:Sep.10,2009
Model No.: V470H2-LE1
Preliminary
Ё
LVDS (Low Voltage Differential Signaling) interface
Ё
Optimized response time for 100/120 Hz frame rate
Ё
Ultra wide viewing angle : Super MVA technology
Ё
RoHS compliance
1.3 APPLICATION
Ё
Standard Living Room TVs.
Ё
Public Display Application.
Ё
Home Theater Application.
Ё
MFM Application.
1.4 GENERAL SPECIFICATIONS
Item Specification Unit Note
Active Area 1039.68 (H) x 584.82 (V) (47” diagonal) mm
Bezel Opening Area 1049 (H) x 593 (V) mm
Driver Element a-si TFT active matrix -
Pixel Number 1920 x R.G.B. x 1080 pixel
Pixel Pitch (Sub Pixel) 0.1805 (H) x 0.5415 (V) mm
Pixel Arrangement RGB vertical stripe -
Display Colors 1.07G color
Display Operation Mode Transmissive mode / Normally Black -
Surface Treatment
Anti-Glare Coating (Haze 11%)
Hard Coating (3H)
(1)
- (2)
Note (1) Please refer to the attached drawings in chapter 9 for more information about the front and back outlines.
Note (2) The spec. of the surface treatment is temporarily for this phase. CMO reserves the rights to change this
feature.
5
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1.0
www.panelook.com
Global LCD Panel Exchange Center
1.5 MECHANICAL SPECIFICATION
1.5 MECHANICAL SPECIFICATIONS
Item Min. Typ. Max. Unit Note
Horizontal(H) - 1096 - mm
Vertical(V) - 640 - mm
Module Size
Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.
Depth(D) 12.1 mm To Rear
Depth(D)
Weight (10933) mm
www.panelook.com
26.9
Issue Date:Sep.10,2009
Model No.: V470H2-LE1
Preliminary
(1)
mm To converter
cover
6
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1.0
www.panelook.com
Global LCD Panel Exchange Center
2. ABSOLUTE MAXIMUM RATINGS
2.1 ABSOLUTE RATINGS OF ENVIRONMENT
Item Symbol
Storage Temperature TST -20 +60 ºC (1)
Operating Ambient Temperature TOP 0 50 ºC (1), (2)
www.panelook.com
Issue Date:Sep.10,2009
Model No.: V470H2-LE1
Preliminary
Value
Unit Note
Min. Max.
X,Y
Shock (Non-Operating) SNOP
Vibration (Non-Operating) VNOP - 1.0 G (4), (5)
Note (1) Temperature and relative humidity range is shown in the figure below.
(a) 90 %RH Max. (Ta
(b) Wet-bulb temperature should be 39 ºC Max. (Ta > 40 ºC).
(c) No condensation.
Note (2) The maximum operating temperature is based on the test condition that the surface temperature of
display area is less than or equal to 65 ºC with LCD module alone in a temperature controlled chamber.
Thermal management should be considered in final product design to prevent the surface temperature of
display area from being over 65 ºC. The range of operating temperature may degrade in case of
improper thermal management in final product design.
Note (3) 11 ms, half sine wave, 1 time for ± X, ± Y, ± Z.
Note (4) 10 ~ 200 Hz, 10 min, 1 time each X, Y, Z.
Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that
the module would not be twisted or bent by the fixture.
Љ
40 ºC).
axis
Z axis35 G (3), (5)
- 35 G (3), (5)
7
Version 1.0
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
2.2 PACKAGE STORAGE
When storing modules as spares for a long time, the following precaution is necessary.
(a) Do not leave the module in high temperature, and high humidity for a long time, It is highly recommended to
www.panelook.com
Issue Date:Sep.10,2009
Model No.: V470H2-LE1
Preliminary
store the module with temperature from 0 to 35
(b) The module shall be stroed in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent
light.
к
at normal humidity without condensation.
2.3 ELECTRICAL ABSOLUTE RATINGS
2.3.1 TFT LCD MODULE
Value
Item Symbol
Power Supply Voltage VCC -0.3 13.5 V
Logic Input Voltage VIN -0.3 3.6 V
2.3.2 BACKLIGHT CONVERTER UNIT
Item Symbol
Light Bar Voltage VW
Min. Max.
Value
Min. Max.
Ё
60 VRMS
Unit Note
(1)
Unit Note
Converter Input Voltage VBL 0 30 V (1)
Ё
Control Signal Level
Note (1) Permanent damage to the device may occur if maximum value s are exceeded. Function operation
should be restricted to the conditions described under Normal Operating Conditions.
Note (2) No moisture condensation or freezing.
Note (3) The control signals include On/Off Contro.l Internal PWM Control and External PWM Control.
-0.3 7 V (1), (3)
8
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1.0
www.panelook.com
Global LCD Panel Exchange Center
3. ELECTRICAL CHARACTERISTICS
3.1 TFT LCD MODULE
(Ta = 25 ± 2 ºC)
Parameter Symbol
Power Supply Voltage VCC 10.8 12 13.2 V (1)
Power Supply Ripple Voltage VRP - - 350 mV
Rush Current IRUSH- - 4.914 A (2)
White Pattern - - 0.71 - A
www.panelook.com
Issue Date:Sep.10,2009
Model No.: V470H2-LE1
Preliminary
Value
Unit Note
Min. Typ. Max.
Power Supply Current
LVDS
interface
CMOS
interface
Note (1) The module should be always operated within the above ranges.
Note (2) Measurement condition:
Common Input Voltage VLVC1.125 1.25 1.375 V
Terminating Resistor RT - 100 - ohm
Input High Threshold Voltage VIH 2.7 - 3.3 V
Input Low Threshold Voltage VIL 0 - 0.7 V
Vertical Stripe
Black Pattern - - 0.68 - A
-
- 1.35 1.755 A
(3)
9
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1.0
www.panelook.com
Global LCD Panel Exchange Center
Note (3) The specified power supply current is under the conditions at Vcc = 12 V, Ta = 25 ± 2 ºC, fv = 120 Hz,
whereas a power dissipation check pattern below is displayed.
www.panelook.com
Issue Date:Sep.10,2009
Model No.: V470H2-LE1
Preliminary
a. White Pattern
Active Area
c. Vertical Stripe Pattern
b. Black Pattern
Active Area
Active Area
10
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1.0
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
3.2 BACKLIGHT UNIT
3.2.1 LED LIGHT BAR CHARACTERISTICS (Ta=25± 2 ºC)
Parameter Symbol
Light Bar Voltage VW
LED Forward VoltageVf
LED Current IL
3.2.2 CONVERTER CHARACTERISTICS
(Ta = 25 ± 2 ºC)
Parameter Symbol
Min. Typ. Max.
- - 54.4
3.0 3.2 3.4
56.4 60 63.6
Min. Typ. Max.
Value
Value
Issue Date:Sep.10,2009
Model No.: V470H2-LE1
Preliminary
Unit Note
V
V IL =60.0mA
mA
Unit Note
Power Consumption PBL - 144 158 W IL =60mA
Power Supply Voltage VBL 22.8 24.0 25.2 VDC
Power Supply Current IBL - 6 - A Non Dimming
Input Ripple Noise - - - 912 mVP-P VBL=22.8V
Dimming Frequency FB 150 160 170 Hz
Minimum Duty Ratio DMIN - 5 - %
Note (1) The measurement condition of Max. value is based on 47" backlight unit under input voltage 24V,
average LED current 60 mA and lighting 30 minutes later.
11
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1.0
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
3.2.3 CONVERTER INTERFACE CHARACTERISTICS
Issue Date:Sep.10,2009
Model No.: V470H2-LE1
Preliminary
Parameter Symbol
ON
On/Off Control Voltage
VBLON
OFF
Internal PWM Control
Voltage
External PWM Control
Voltage
MAX
MIN
HI
LO
VIPWM
VEPWM
HI
Status Signal
Status
LO
VBL Rising Time Tr1
VBL Falling Time Tf1
Control Signal Rising Time Tr
Te st
Condition
Ё
Ё
Ё
Ё
Ё
Ё
Ё
Ё
Ё
Ё
Ё
Value
Unit Note
Min.Typ.Max.
Ё
2.0
5.0 V
Ё
0
0.8 V
2.853.0 3.15V maximum duty ratio
Ё
0
2.0
0
Ё
Ё
3.0 3.3 3.6 V
0
30
30
Ё
Ё
Ё
Ё
Ё
Ё
5.0 V
0.8 V
0.8 V
Ё
Ё
100 ms
V minimum duty ratio
Duty on
Duty off
Normal
Abnormal
ms
10%-90%V
BL
ms
Control Signal Falling Time Tf
PWM Signal Rising Time TPWMR
PWM Signal Falling Time TPWMF
Input Impedance Rin
PWM Delay Time TPWM
T
on
Ё
Ё
Ё
Ё
Ё
Ё
Ё
Ё
Ё
1
100
300
Ё
100 ms
Ё
50 us
Ё
50 us
Ё
Ё
Ё
Ё
Ё
Ё
MΩ
ms
ms
BLON Delay Time
T
on1
BLON Off Time Toff
Ё
300
300
Ё
Ё
Ё
ms
Ё
ms
Ё
Note (1) The Dimming signal should be valid before backlight turns on by BLON signal. It is inhibited to
change the internal/external PWM signal during backlight turn on period.
Note (2) The power sequence and control signal timing are shown in the following figure. For a certain
reason, the inverter has a possibility to be damaged with wrong power sequence and control
signal timing.
Note (3) While system is turned ON or OFF, the power sequences must follow as below descriptions:
Turn ON sequence: VBL
Turn OFF sequence: BLOFF
Ш
PWM signal Ш BLON
Ш
PWM signal Ш VBL
12
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1.0
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
Issue Date:Sep.10,2009
Model No.: V470H2-LE1
Preliminary
V
V
V
BL
V
BLON
EPWM
IPWM
9
Toff
%/
Tf1
9
%/
Tr1
9
%/
9
%/
2.0V
0.8V
Ton
Ton1
0
0
Backlight on duration
Tr
Tf
Ext. Dimming Function
T
PWMR
2.0V
0
0.8V
T
PWM
T
PWMF
Floating
3.3V
0
Floating
Int. Dimming Function
V
W
External
PWM
Period
External
PWM Duty
100%
Minimun
Duty
13
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1.0
www.panelook.com
Global LCD Panel Exchange Center
4. BLOCK DIAGRAM OF INTERFACE
4.1 TFT LCD MODULE
CNF1 : FI-RE41S-HF(JAE)
DRX0(+/-)
DRX1(+/-)
DRX2(+/-)
DRX3(+/-)
DRX4(+/-)
DCLK(+/-)
CRX0(+/-)
CRX1(+/-)
CRX2(+/-)
CRX3(+/-)
CRX4(+/-)
CCLK(+/-)
INPUT CONNECTOR
www.panelook.com
FRAME
BUFFER
Issue Date:Sep.10,2009
Model No.: V470H2-LE1
Preliminary
SCAN DRIVER
TFT LCD PANEL
1920 X 3 X 1080
BRX0( +/-)
BRX1( +/-)
BRX2( +/-)
BRX3( +/-)
BRX4( +/-)
BCLK( +/-)
ARX0( +/-)
ARX1( +/-)
ARX2( +/-)
ARX3( +/-)
ARX4( +/-)
ACLK( +/-)
SELLVDS
Vcc
GND
CNF2 : FI-RE51S-HF(JAE)
INPUT CONNECTOR
TIMING
CONTROLLER
DATA DRIVER(RSDS)
DC/DC CONVERTER &
REFERENCE
VOLTAGE
GENERATOR
CONVERTER CONNECTOR
CN1: CI0114M1HR0-LF
(CvilLux) or equivalent
14
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1.0
www.panelook.com
Global LCD Panel Exchange Center
5. INPUT TERMINAL PIN ASSIGNMENT
5.1 TFT LCD Module Input
CNF1 Connector Pin Assignment (FI-RE51S-HF(JAE) or equivalent)
PinName Description Note
1 GND Ground
2 N.C. No Connection
3 N.C. No Connection
4 N.C. No Connection
5 N.C. No Connection
6 N.C. No Connection
7 N.C. No Connection
8 N.C. No Connection
9 GND Ground
10CH3_0N Third Pixel
11 CH3_0P Third Pixel
12CH3_1N Third Pixel
13CH3_1P Third Pixel
14CH3_2N Third Pixel
15CH3_2P Third Pixel
16GND Ground
17CH3_CLKN
18CH3_CLKP
19GND Ground
20CH3_3N Third Pixel
21CH3_3P Third Pixel
22CH3_4N Third Pixel
23CH3_4P Third Pixel
24N.C. No Connection
25N.C. No Connection
26CH4_0N Fourth Pixel
27CH4_0P Fourth Pixel
28CH4_1N Fourth Pixel
29CH4_1P Fourth Pixel
30CH4_2N Fourth Pixel
31CH4_2P Fourth Pixel
32GND Ground
33CH4_CLKN
34CH4_CLKP
35GND Ground
36CH4_3N Fourth Pixel
37CH4_3P Fourth Pixel
38CH4_4N Fourth Pixel
39CH4_4P Fourth Pixel
40N.C. No Connection
41N.C. No Connection
Third Pixel Negative LVDS differential clock input.
Third Pixel Positive LVDS differential clock input.
Negative LVDS differential data input. Channel 0
Positive LVDS differential data input. Channel 0
Negative LVDS differential data input. Channel 1
Positive LVDS differential data input. Channel 1
Negative LVDS differential data input. Channel 2
Positive LVDS differential data input. Channel 2
Negative LVDS differential data input. Channel 3
Positive LVDS differential data input. Channel 3
Negative LVDS differential data input. Channel 4
Positive LVDS differential data input. Channel 4
Negative LVDS differential data input. Channel 0
Positive LVDS differential data input. Channel 0
Negative LVDS differential data input. Channel 1
Positive LVDS differential data input. Channel 1
Negative LVDS differential data input. Channel 2
Positive LVDS differential data input. Channel 2
Negative LVDS differential data input. Channel 3
Positive LVDS differential data input. Channel 3
Negative LVDS differential data input. Channel 4
Positive LVDS differential data input. Channel 4
www.panelook.com
Issue Date:Sep.10,2009
Model No.: V470H2-LE1
Preliminary
(1)
(4)
(4)
(1)
(4)
(4)
(1)
15
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1.0
www.panelook.com
Global LCD Panel Exchange Center
CNF2 Connector Pin Assignment (FI-RE51S-HF (JAE) or equivalent )
PinName Description Note
1 N.C. No Connection
2 N.C. No Connection
3 N.C. No Connection
4 N.C. No Connection
5 ODSEL Overdrive Lookup Table Selection (3)
6 N.C. No Connection (1)
7 SELLVDS LVDS data format Selection (2)
8 N.C. No Connection
9 N.C. No Connection
10N.C. No Connection
11 GND Ground
12CH1_0N First Pixel
13CH1_0P First Pixel
14CH1_1N First Pixel
15CH1_1P First Pixel
16CH1_2N First Pixel
17CH1_2P First Pixel
18GND Ground
19CH1_CLKN
20CH1_CLKP
21GND Ground
22CH1_3N First Pixel
23CH1_3P First Pixel
24CH1_4N First Pixel
25CH1_4P First Pixel
26N.C. No Connection
27N.C. No Connection
28CH2_0N Second Pixel
29CH2_0P Second Pixel
30CH2_1N Second Pixel
31CH2_1P Second Pixel
32CH2_2N Second Pixel
33CH2_2P Second Pixel
34GND Ground
35CH2_CLKN
36CH2_CLKP
37GND Ground
38CH2_3N Second Pixel
39CH2_3P Second Pixel
40CH2_4N Second Pixel
41CH2_4P Second Pixel
42N.C. No Connection
43N.C. No Connection
44GND Ground
First Pixel Negative LVDS differential clock input.
First Pixel Positive LVDS differential clock input.
Second Pixel Negative LVDS differential clock input.
Second Pixel Positive LVDS differential clock input.
Negative LVDS differential data input. Channel 0
Positive LVDS differential data input. Channel 0
Negative LVDS differential data input. Channel 1
Positive LVDS differential data input. Channel 1
Negative LVDS differential data input. Channel 2
Positive LVDS differential data input. Channel 2
Negative LVDS differential data input. Channel 3
Positive LVDS differential data input. Channel 3
Negative LVDS differential data input. Channel 4
Positive LVDS differential data input. Channel 4
www.panelook.com
Negative LVDS differential data input. Channel 0
Positive LVDS differential data input. Channel 0
Negative LVDS differential data input. Channel 1
Positive LVDS differential data input. Channel 1
Negative LVDS differential data input. Channel 2
Positive LVDS differential data input. Channel 2
Negative LVDS differential data input. Channel 3
Positive LVDS differential data input. Channel 3
Negative LVDS differential data input. Channel 4
Positive LVDS differential data input. Channel 4
Issue Date:Sep.10,2009
Model No.: V470H2-LE1
Preliminary
(1)
(1)
(4)
(4)
(1)
(4)
(4)
(1)
16
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1.0
www.panelook.com
Global LCD Panel Exchange Center
45GND Ground
46GND Ground
47N.C. No Connection (1)
48Vin Power input (+12V)
49Vin Power input (+12V)
50Vin Power input (+12V)
51Vin Power input (+12V)
Note (1) Please be reserved to open.
Note (2) Low or Open: VESA Format(default), connect to GND. High: JEIDA Format, connect to +3.3V.
Note (3) Overdrive lookup table selection. The overdrive lookup table should be selected in accordance with the
frame rate to optimize image quality.
ODSELNote
L Lookup table was optimized for 120 Hz frame rate.
H Lookup table was optimized for 100 Hz frame rate.
Note (4) LVDS 4-Port Data Mapping
Port CH of LVDS Data Stream
1st Port First pixel 1, 5, 9, ..........., 1913, 1917
2nd Port Second pixel 2, 6, 10, ........., 1914, 1918
3rd Port Third pixel 3, 7, 11, ........., 1915, 1919
4th Port Fourth pixel 4, 8, 12, ........., 1916, 1920
www.panelook.com
Issue Date:Sep.10,2009
Model No.: V470H2-LE1
Preliminary
17
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1.0
www.panelook.com
Global LCD Panel Exchange Center
5.2 BACKLIGHT UNIT
The pin configuration for the housing and the leader wire is shown in the table below.
www.panelook.com
Issue Date:Sep.10,2009
Model No.: V470H2-LE1
Preliminary
CN2~CN7: 51281-1294 (Molex)
Pin №Symbol Feature NOTE
1 VLED
2 VLED
3 NC
4 NC
4 NC
6 N1
7 N2
8 N3
9 N4
10 N5
11 N6
12 N7
.
Positive of LED String
No Connection
Negative of LED String
18
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1.0
www.panelook.com
Global LCD Panel Exchange Center
5.3 CONVERTER UNIT
CN1:
CI0114M1HR0-LF (CvilLux)
Pin № Symbol Feature
1
2
www.panelook.com
Issue Date:Sep.10,2009
Model No.: V470H2-LE1
Preliminary
or equivalent
3
4
5
6
7
8
9
10
11 STATUS
12 E_PWM External PWM Control Signal
13 I_PWM Internal PWM Control Signal
14 BLON BL ON/OFF
Note (1) Pin 12: External PWM control (use pin 12): Pin 13 must open.
VBL +24V
GND GND
Normal (3.3V)
Abnormal(GND)
Note (2) Pin 13: Internal PWM control (use pin 13): Pin 12 must open.
Note (3) Pin 12 and Pin 13 can’t open in the same period.
CN2~CN7: 51281-1294 (Molex)
or equivalent
Pin №Symbol Feature NOTE
1 VLED
2 VLED
3 NC
4 NC
4 NC
6 N1
7 N2
8 N3
9 N4
10 N5
11 N6
12 N7
Positive of LED String
No Connection
Negative of LED String
19
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1.0
www.panelook.com
Global LCD Panel Exchange Center
5.4 BLOCK DIAGRAM OF INTERFACE
www.panelook.com
Issue Date:Sep.10,2009
Model No.: V470H2-LE1
Preliminary
20
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1.0
www.panelook.com
Global LCD Panel Exchange Center
AR0~AR9: First pixel R data
AG0~AG9: First pixel G data
AB0~AB9: First pixel B data
BR0~BR9: Second pixel R data
BG0~BG9: Second pixel G data
BB0~BB9: Second pixel B data
DE: Data enable signal
DCLK: Data clock signal
The third and fourth pixel are followed the same rules.
CR0~CR9: Third pixel R data
CG0~CG9: Third pixel G data
www.panelook.com
Issue Date:Sep.10,2009
Model No.: V470H2-LE1
Preliminary
CB0~CB9: Third pixel B data
DR0~DR9: Fourth pixel R data
DG0~DG9: Fourth pixel G data
DB0~DB9: Fourth pixel B data
Note (1) A ~ D channel are first, second, third and fourth pixel respectively.
Note (2) The system must have the transmitter to drive the module.
Note (3) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line
when it is used differentially.
21
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1.0
www.panelook.com
Global LCD Panel Exchange Center
5.5 LVDS INTERFACE
VESA Format : SELLVDS = L or Open
JEIDA Format : SELLVDS = H
www.panelook.com
Issue Date:Sep.10,2009
Model No.: V470H2-LE1
Preliminary
AR0~AR9: First Pixel R Data (9; MSB, 0; LSB)
AG0~AG9: First Pixel G Data (9; MSB, 0; LSB)
AB0~AB9: First Pixel B Data (9; MSB, 0; LSB)
DE : Data enable signal
DCLK : Data clock signal
RSVD : Reserved
22
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1.0
www.panelook.com
Global LCD Panel Exchange Center
5.6 COLOR DATA INPUT ASSIGNMENT
The brightness of each primary color (red, green and blue) is based on the 10-bit gray scale data input for the
color. The higher the binary input, the brighter the color. The table below provides the assignment of the color