CMO V470H1-LH4 Specification

Page 1
Global LCD Panel Exchange Center
MODEL NO.: V470H1 – LH4
www.panelook.com
Issue Date:JUL.14.2008
Model No.: V470H1-LH4
Preliminary
-
TV Head Division
Approved By
LY Chen
QRA Dept. Product Development Div.
Reviewed By
Tomy Chen WT Lin
LCD TV Marketing and Product Management Div.
Prepared By
Ken Wu HT Hung
1
Version 1.2
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 2
Global LCD Panel Exchange Center
www.panelook.com
Issue Date:JUL.14.2008
Model No.: V470H1-LH4
Preliminary
CONTENTS -
1. GENERAL DESCRIPTION
1.1 OVERVIEW
1.2 FEATURES
1.3 APPLICATION
1.4 GENERAL SPECIFICATIONS
1.5 MECHANICAL SPECIFICATIONS
2. ABSOLUTE MAXIMUM RATINGS
2.1 ABSOLUTE RATINGS OF ENVIRONMENT
2.2 PACKAGE STORAGE
2.3 ELECTRICAL ABSOLUTE RATINGS
2.3.1 TFT LCD MODULE
2.3.2 BACKLIGHT INVERTER UNIT
3. ELECTRICAL CHARACTERISTICS
3.1 TFT LCD MODULE
3.2 BACKLIGHT UNIT
3.2.1 CCFL
3.2.2 INVERTER CHARACTERISTICS
3.2.3 INVERTER INTERTFACE CHARACTERISTICS
(Cold Cathode Fluorescent Lamp)
CHARACTERISTICS
4. BLOCK DIAGRAM
4.1 TFT LCD MODULE
5. INPUT TERMINAL PIN ASSIGNMENT
5.1 TFT LCD MODULE
5.2 BACKLIGHT UNIT
5.3 INVERTER UNIT
5.4 BLOCK DIAGRAM OF INTERFACE
5.5 LVDS INTERFACE
5.6 COLOR DATA INPUT ASSIGNMENT
-------------------------------------------------------
-------------------------------------------------------
--------------------------------------------------------
-------------------------------------------------------
--------------------------------------------------------
4
5
7
13
14
6. INTERFACE TIMING
6.1 INPUT SIGNAL TIMING SPECIFICATIONS
6.2 POWER ON/OFF SEQUENCE
7. OPTICAL CHARACTERISTICS
7.1 TEST CONDITIONS
7.2 OPTICAL SPECIFICATIONS
8. PRECAUTIONS
8.1 ASSEMBLY AND HANDLING PRECAUTIONS
8.2 SAFETY PRECAUTIONS
9.DEFINITION OF LABELS
9.1 CMO MODULE LABEL
10. PACKAGING
10.1 PACKING SPECIFICATIONS
10.2 PACKING METHOD
-------------------------------------------------------
-------------------------------------------------------
-------------------------------------------------------
------------------------------------------------------
------------------------------------------------------
22
25
29
30
31
11 MECHANICAL CHARACTERISTICS -----------------------------------------------33
2
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1.2
www.panelook.com
Page 3
Global LCD Panel Exchange Center
REVISION HISTORY
www.panelook.com
Issue Date:JUL.14.2008
Model No.: V470H1-LH4
Preliminary
Version Date
Ver.1.0 Ver.1.1
Ver.1.2
Dec, 26,07’ May,12, 08’
Jul.14.08’
Page
(New)
All 5 10 16 28
4
5 9 13 14 16 17
Section Description
All
1.2
3.2.1
5.1
7.1
1.2
1.5 2
3.2.2
4.1
5.1
5.2
5.3
Preliminary Specification was first issued. High contrast ratio, High color saturation CCFL CHARACTERISTICS TFT LCD Module Input TEST CONDITIONS OPTICAL SPECIFICATIONS FEATURES MECHANICAL SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS INVERTER CHARACTERISTICS TFT LCD MODULE TFT LCD MODULE BACKLIGHT UNIT INVERTER UNIT
3
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1.2
www.panelook.com
Page 4
Global LCD Panel Exchange Center
1. GENERAL DESCRIPTION
1.1 OVERVIEW
V470H1-LH4 is a 47” TFT Liquid Crystal Display module with 20-CCFL Backlight unit and 4ch-LVDS
interface. This module supports 1920 x 1080 Full HDTV format and can display true 1.0G colors
(10-bit/color). The inverter module for backlight is built-in.
1.2 FEATURES
- High brightness (500nits)
- High contrast ratio (4000:1)
- Fast response time (Gray to Gray average 4 ms)
- High color saturation ( NTSC 72%)
- Full HDTV (1920 x 1080 pixels) resolution, true HDTV format
- DE (Data Enable) only mode
- LVDS (Low Voltage Differential Signaling) interface
- Optimized response time for 120 Hz frame rate
- Ultra wide viewing angle : Super MVA technology
- 180 degree rotation display option
1.3 APPLICATION
www.panelook.com
Issue Date:JUL.14.2008
Model No.: V470H1-LH4
Preliminary
- Standard Living Room TVs.
- Public Display Application.
- Home Theater Application.
- MFM Application.
1.4 GENERAL SPECIFICATI0NS
Item Specification Unit Note Active Area 1039.68(H) x 584.82(V) (47” diagonal) mm Bezel Opening Area 1049(H) x 593(V) mm Driver Element a-si TFT active matrix - ­Pixel Number 1920x R.G.B. x 1080 pixel ­Pixel Pitch(Sub Pixel) 0.5415 (H) x 0.1805(V) mm ­Pixel Arrangement RGB vertical stripe - ­Display Colors 1.0G color ­Display Operation Mode Transmissive mode / Normally black - -
Surface Treatment
Note (1) Please refer to the attached drawings in chapter 11 for more information about the front and
back outlines.
Note (2) The spec of the surface treatment is temporarily for this phase. CMO reserves the rights to
change this feature.
Anti-Glare coating (Haze 25%)
Hard coating (3H)
- (2)
(1)
1.5 MECHANICAL SPECIFICATIONS
Item Min. Typ. Max. Unit Note Horizontal (H) - 1096 - mm
Module Size
Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.
Note (2) Module Depth does not include connectors.
Vertical (V) - 640 - mm Depth (D) - 52.7 - mm
Weight - 15500 - g -
4
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
(1), (2)
Version 1.2
www.panelook.com
Page 5
Global LCD Panel Exchange Center
2. ABSOLUTE MAXIMUM RATINGS
2.1 ABSOLUTE RATINGS OF ENVIRONMENT
Item Symbol
Storage Temperature T Operating Ambient Temperature T
Shock (Non-Operating) S
Vibration (Non-Operating) V
Note (1) Temperature and relative humidity range is shown in the figure below.
(a) 90 %RH Max. (Ta Љ 40 ºC).
(b) Wet-bulb temperature should be 39 ºC Max. (Ta > 40 ºC).
(c) No condensation.
Note (2) The maximum operating temperature is based on the test condition that the surface temperature of
NOP
www.panelook.com
Issue Date:JUL.14.2008
Model No.: V470H1-LH4
Preliminary
Value
Min. Max.
ST
OP
-20 +60 ºC (1) 0 +50 ºC (1), (2)
X, Y axis - 50 G (3), (5)
Z axis - 35 G (3), (5)
NOP
- 1.0 G (4), (5)
Unit Note
display area is less than or equal to 65 ºC with LCD module alone in a temperature controlled chamber.
Thermal management should be considered in your product design to prevent the surface temperature
of display area from being over 65 ºC. The range of operating temperature may degrade in case of
improper thermal management in your product design.
Note (3) 11 ms, half sine wave, 1 time for ± X, ± Y, and ± Z.
Note (4) 10 ~ 200 Hz, 10 min, 1 time each X, Y, Z.
Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that
the module would not be twisted or bent by the fixture. The module would not be twisted or bent by the
fixture.
Relative Humidity (%RH)
100 90
80
60
Operating Range
40
20
10
Storage Range
Temperature (ºC)
5
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
8060-20 400 20-40
Version 1.2
www.panelook.com
Page 6
Global LCD Panel Exchange Center
2.2 PACKAGE STORAGE
When storing modules as spares for a long time, the following precaution is necessary.
(a) Do not leave the module in high temperature, and high humidity for a long time. It is highly recommended to
store the module with temperature from 0 to 35кat normal humidity without condensation.
(b) The module shall be stored in dark place. Do not store the TFT-LCD module in direct sunlight or
fluorescent light.
2.3 ELECTRICAL ABSOLUTE RATINGS
2.3.1 TFT LCD MODULE
www.panelook.com
Issue Date:JUL.14.2008
Model No.: V470H1-LH4
Preliminary
Item Symbol
Min. Max.
Power Supply Voltage VCC -0.3 13.2 V
Logic Input Voltage VIN -0.3 3.6 V
Value
Unit Note
2.3.2 BACKLIGHT INVERTER UNIT
Item Symbol
Lamp Voltage V Power Supply Voltage VBL 0 30 V (1) Control Signal Level
Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation
should be restricted to the conditions described under Normal Operating Conditions.
Note (2) No moisture condensation or freezing.
Note (3) The control signals include On/Off Control, Internal PWM Control, External PWM Control and
Internal/External PWM Selection.
W
Ё
Value
Min. Max.
Ё
-0.3 7 V (1), (3)
3000 V
Unit Note
RMS
6
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1.2
www.panelook.com
Page 7
Global LCD Panel Exchange Center
3. ELECTRICAL CHARACTERISTICS
www.panelook.com
Issue Date:JUL.14.2008
Model No.: V470H1-LH4
Preliminary
3.1 TFT LCD MODULE (
Parameter Symbol
Power Supply Voltage VCC 10.8 12 13.2 V (1) Power Supply Ripple Voltage VRP - - 350 mV Rush Current I
Power Supply Current
Common Input Voltage V
Interface
interface
Note (1) The module should be always operated within the above ranges.
Note (2) Measurement condition:
Terminating Resistor R
Input High Threshold Voltage VIH 2.7 - 3.3 V CMOS Input Low Threshold Voltage V
Ta = 25 ± 2 ºC)
Value
Min. Typ. Max.
- - 7.0 A (2)
RUSH
White - 2.5 3.0 A Black - 1.5 - A Vertical Stripe
Icc
- 2.0 - A
1.125 1.25 1.375 V LVDS
LVC
- 100 - ohm
T
0 - 0.7 V
IL
Unit Note
(3)
7
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1.2
www.panelook.com
Page 8
Global LCD Panel Exchange Center
GND
Note (3) The specified power supply current is under the conditions at Vcc = 12 V, Ta = 25 ± 2 ºC, fv = 120 Hz,
whereas a power dissipation check pattern below is displayed.
www.panelook.com
Issue Date:JUL.14.2008
Model No.: V470H1-LH4
Preliminary
Vcc rising time is 470us
Vcc
0.9Vcc
0.1Vcc
470us
a. White Pattern
Active Area
c. Vertical Stripe Pattern
b. Black Pattern
Active Area
R
G
B
R
B
G
B
R
B
G
B
R R
G
B
R
R
R
G
G
G
G
B
B
B
B
R
R
Active Area
8
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1.2
www.panelook.com
Page 9
Global LCD Panel Exchange Center
y
3.2 BACKLIGHT UNIT
www.panelook.com
Issue Date:JUL.14.2008
Model No.: V470H1-LH4
Preliminary
3.2.1 CCFL (Cold Cathode Fluorescent Lamp) CHARACTERISTICS (
Parameter Symbol
Min. Typ. Max. Lamp Input Voltage VL - 1400 - V Lamp Current IL 8.0 8.5 9.0 mA
Lamp Turn On Voltage V
S
- - 2050 V
- - 1890 V
Value
Ta = 25 ± 2 ºC)
Unit Note
-
RMS
RMS
(2), Ta = 0 ºC
RMS
(2), Ta = 25 ºC
RMS
(1)
Operating Frequency FL 40 - 80 KHz (3) Lamp Life Time LBL 50,000 - - Hrs (4)
3.2.2 INVERTER CHARACTERISTICS (
Parameter Symbol
Ta = 25 ± 2 ºC)
Value
Min. Typ. Max.
Unit Note
Power Consumption PBL - 216 227 W (3)(4), IL = 8.5 mA
Power Supply Voltage VBL 22.8 24 25.2 V
DC
Power Supply Current IBL - 9.0 - A Input Ripple Noise - - - 912 mV
P-P
VBL=22.8V Oscillating Frequency FW 37 40 43 kHz Dimming frequenc Minimum Duty Ratio D
F
B
- 20 - %
MIN
150 160 170 Hz
Note (1) Lamp current is measured by utilizing high frequency current meters as shown below:
9
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1.2
www.panelook.com
Page 10
Global LCD Panel Exchange Center
1
A
2
A
www.panelook.com
Issue Date:JUL.14.2008
Model No.: V470H1-LH4
Preliminary
HV (White -) HV(Pink -)
A A
A A
A A
A A
A A
Inverter LCD Module
A A
A A
A A
HV (White +)
1
HV(Pink +)
2
HV (White -)
1
HV(Pink -)
2
HV (White +)
1
HV(Pink +)
2
HV (White -)
1
HV(Pink -)
2
HV (White +)
1
HV(Pink +)
2
HV (White -)
1
HV(Pink -)
2
HV (White +)
1
HV(Pink +)
2
HV(Blue -)
1
HV (Pink -)
2
A A
HV (Pink +)
2
HV(Blue +)
1
Note (2) The lamp starting voltage VS should be applied to the lamp for more than 1 second under starting
up duration. Otherwise the lamp could not be lighted on completed.
Note (3) The lamp frequency may produce interference with horizontal synchronous frequency from the
display, and this may cause line flow on the display. In order to avoid interference, the lamp
frequency should be detached from the horizontal synchronous frequency and its harmonics as far
as possible.
Note (4) The life time of a lamp is defined as when the brightness is larger than 50% of its original value and
the effective discharge length is longer than 80% of its original length (Effective discharge length is
defined as an area that has equal to or more than 70% brightness compared to the brightness at
the center point.) as the time in which it continues to operate under the condition Ta = 25 2к and
I
= 8.0~ 9.0mA
L
Note (5) The power supply capacity should be higher than the total inverter power consumption P
RMS
.
. Since
BL
the pulse width modulation (PWM) mode was applied for backlight dimming, the driving current
10
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1.2
www.panelook.com
Page 11
Global LCD Panel Exchange Center
y
y
changed as PWM duty on and off. The transient response of power supply should be considered
for the changing loading when inverter dimming.
Note (6) The measurement of Max. value is based on 47” backlight unit under 24V input voltage and 8.8mA
lamp in average after lighting for 30 minutes.
3.2.3 INVERTER INTERTFACE CHARACTERISTICS
Parameter Symbol
On/Off Control Voltage
Status Signal
Voltage
Voltage
VBL Rising Time Tr1 Ё 30 Ё 50 ms
VBL Falling Time Tf1 Ё 30 Ё 50 ms
Control Signal Rising Time Tr
Control Signal Falling Time Tf
PWM Signal Rising Time T
PWM Signal Falling Time T
Input impedance R
PWM Delay Time T
BLON Delay Time T
BLON Off Time T
Note (1) The power sequence and control signal timing are shown in the following figure.
ON
OFF
HI
LO
MAX
MIN
HI 2.0
LO
V
BLON
States
V
IPWM
V
EPWM
PWMR
PWMF
IN
PWM
on
OFF
www.panelook.com
Te st
Condition
Ё
Min. Typ. Max.
2.0
Ё
Ё
3.0 3.3 3.6 V Inverter Normal
Ё
Ё
2.85 3.0 3.15
Ё
ЁЁЁ
ЁЁЁ
ЁЁЁ
ЁЁЁ
Ё
Ё 100 300 mS
Ё 300 Ё 500 mS Ё 300 Ё 500 mS
Value
Unit Note
Ё
0
Ё
5.0 V
0.8 V
0 0.8 V Inverter Abnormal
Ё
Ё
0
Ё
5.0 V duty onExternal PWM Control
0.8 V dut
Ё
0
100 ms 100 ms
50 us 50 us
1
ЁЁMӨ
Issue Date:JUL.14.2008
Model No.: V470H1-LH4
Preliminary
V maximum duty ratioInternal PWM Control V minimum dut
off
ratio
Note (2) The power sequence and control signal timing must follow the figure below. For a certain reason,
the inverter has a possibility to be damaged with wrong power sequence and control signal
timing.
11
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1.2
www.panelook.com
Page 12
Global LCD Panel Exchange Center
www.panelook.com
Issue Date:JUL.14.2008
Model No.: V470H1-LH4
Preliminary
V
V
V
BL
V
BLON
EPWM
IPWM
Tr1
2.0V
0.8V
2.0V
0.8V
3.3V
Ton
PWM
T
Backlight on duration
Tr
Ext. Dimming Function
T
PWMR
Floating
T
Tf
PWMF
Floating
Int. Dimming Function
0
0
0
0
Tf1
Toff
V
W
External
PWM
Period
External
PWM Duty
100%
Minimun
Duty
12
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1.2
www.panelook.com
Page 13
Global LCD Panel Exchange Center
(
)
(+/
)
www.panelook.com
Issue Date:JUL.14.2008
Model No.: V470H1-LH4
Preliminary
4.
BLOCK DIAGRAM OF INTERFACE
4.1 TFT LCD MODULE
4RX0(+/-) 4RX1(+/-) 4RX2(+/-) 4RX3(+/-) 4RX4(+/-) 4CLK(+/-)
3RX0(+/-) 3RX1(+/-) 3RX2(+/-) 3RX3(+/-) 3RX4(+/-) 3CLK
2RX0(+/-) 2RX1(+/-) 2RX2(+/-) 2RX3(+/-) 2RX4(+/-) 2CLK(+/-)
1RX0(+/-) 1RX1(+/-) 1RX2(+/-) 1RX3(+/-) 1RX4(+/-) 1CLK(+/-) SELLVDS VCC GND
-
FI-RE41S-HF (JAE)
CNF2
FI-RE51S-HF (JAE)
CNF1
INPUT CONNECTOR
INPUT CONNECTOR
FRAME BUFFER
TIMING
CONTROLLER
(SLAVE)
FRAME BUFFER
TIMING
CONTROLLER
(MASTER)
DC/DC
CONVERTER
& REFERENCE
VOLTAGE
GENERATOR
SCAN DRIVER
TFT LCD PANEL
(1920x3x1080)
DATA DRIVER
RSDS
CN1.
VB
GND
Status
E_PWM
I_PWM
B
LON
INVERTER
CONNECTOR
CN1:S14B-PH-SM4-TB(
D)(LF) or equivalent
CN2:S12B-PH-SM4-TB(
D)(LF) or equivalent
CN3-CN22:SM02 (12.0)B-BHS-1-TB(LF)(JST)
or equivalent
BACKLIGHT
UNIT
13
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1.2
www.panelook.com
Page 14
Global LCD Panel Exchange Center
5. INPUT TERMINAL PIN ASSIGNMENT
5.1 TFT LCD Module
CNF1 Connector Pin Assignment( FI-RE51S-HF (JAE) or equivalent )
Pin Name Description Note
1 GND Ground 2 N.C. 3 N.C.
N.C. No Connection (1)
4
N.C. No Connection (1)
5
N.C. No Connection (1)
6 7 SELLVDS LVDS data format Selection (2)
N.C. No Connection (1)
8
9 N.C. No Connection (1) 10 N.C. No Connection 11 GND Ground 12
RxAo-
13
RxAo+
14
RxBo-
15
RxBo+
16
RxCo-
17
RxCo+
18
GND
19
RxClko-
20
RxClko+
21
GND
22
RxDo-
23
RxDo+
24
RxEo-
25
RxEo+
26
NC
27
NC
28
RxAe-
29
RxAe+
30
RxBe-
31
RxBe+
32
RxCe-
33
RxCe+
34
GND
35
RxClke-
36
RxClke+
37
GND
38
RxDe-
39
RxDe+
40
RxEe-
41
RxEe+
42
GND
43
GND
44
GND
45
GND
46
GND
47
NC
48
Vin
No Connection (1) No Connection (1)
First pixel, Negative LVDS differential data input. Channel 0 First pixel, Positive LVDS differential data input. Channel 0 First pixel, Negative LVDS differential data input. Channel 1 First pixel, Positive LVDS differential data input. Channel 1 First pixel, Negative LVDS differential data input. Channel 2 First pixel, Positive LVDS differential data input. Channel 2 Ground First pixel, Negative LVDS differential clock input. First pixel, Positive LVDS differential clock input. Ground First pixel, Negative LVDS differential data input. Channel 3 First pixel, Positive LVDS differential data input. Channel 3 First pixel, Negative LVDS differential data input. Channel 4 First pixel, Positive LVDS differential data input. Channel 4 No Connection (1) No Connection (1) Second pixel, Negative LVDS differential data input. Channel 0 Second pixel, Positive LVDS differential data input. Channel 0 Second pixel, Negative LVDS differential data input. Channel 1 Second pixel, Positive LVDS differential data input. Channel 1 Second pixel, Negative LVDS differential data input. Channel 2 Second pixel, Positive LVDS differential data input. Channel 2 Ground Second pixel, Negative LVDS differential clock input. Second pixel, Positive LVDS differential clock input. Ground Second pixel, Negative LVDS differential data input. Channel 3 Second pixel, Positive LVDS differential data input. Channel 3
Second pixel, Negative LVDS differential data input. Channel 4 Second pixel, Positive LVDS differential data input. Channel 4
Ground Ground Ground Ground Ground No Connection Power input (+12V)
www.panelook.com
Issue Date:JUL.14.2008
Model No.: V470H1-LH4
Preliminary
(3)
(3)
(3)
(3)
14
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1.2
www.panelook.com
Page 15
Global LCD Panel Exchange Center
www.panelook.com
Issue Date:JUL.14.2008
Model No.: V470H1-LH4
Preliminary
49 50 51
Vin Vin Vin
Power input (+12V) Power input (+12V) Power input (+12V)
CNF2 Connector Pin Assignment ( FI-RE41S-HF (JAE) or equivalent )
Pin Name Description Note
1 GND Ground
2 N.C.
3 N.C.
N.C. No Connection
4
N.C. No Connection
5
N.C. No Connection
6
7 NC No Connection (1)
N.C. No Connection
8
9 GND Ground 10
RxAo-
11
RxAo+
12
RxBo-
13
RxBo+
14
RxCo-
15
RxCo+
16
GND
17
RxClko-
18
RxClko+
19
GND
20
RxDo-
21
RxDo+
22
RxEo-
23
RxEo+
24
NC
25
NC
26
RxAe-
27
RxAe+
28
RxBe-
29
RxBe+
30
RxCe-
31
RxCe+
32
GND
33
RxClke-
34
RxClke+
35
GND
36
RxDe-
37
RxDe+
38
RxEe-
39
RxEe+ N.C. No Connection (1)
40 41 N.C. No Connection (1)
No Connection No Connection
Third pixel, Negative LVDS differential data input. Channel 0 Third pixel, Positive LVDS differential data input. Channel 0 Third pixel, Negative LVDS differential data input. Channel 1 Third pixel, Positive LVDS differential data input. Channel 1 Third pixel, Negative LVDS differential data input. Channel 2 Third pixel, Positive LVDS differential data input. Channel 2 Ground Third pixel, Negative LVDS differential clock input. Third pixel, Positive LVDS differential clock input. Ground Third pixel, Negative LVDS differential data input. Channel 3 Third pixel, Positive LVDS differential data input. Channel 3 Third pixel, Negative LVDS differential data input. Channel 4 Third pixel, Positive LVDS differential data input. Channel 4 No Connection (1) No Connection (1) Fourth pixel, Negative LVDS differential data input. Channel 0 Fourth pixel, Positive LVDS differential data input. Channel 0 Fourth pixel, Negative LVDS differential data input. Channel 1 Fourth pixel, Positive LVDS differential data input. Channel 1 Fourth pixel, Negative LVDS differential data input. Channel 2 Fourth pixel, Positive LVDS differential data input. Channel 2 Ground Fourth pixel, Negative LVDS differential clock input. Fourth pixel, Positive LVDS differential clock input. Ground Fourth pixel, Negative LVDS differential data input. Channel 3 Fourth pixel, Positive LVDS differential data input. Channel 3 Fourth pixel, Negative LVDS differential data input. Channel 4 Fourth pixel, Positive LVDS differential data input. Channel 4
(1) (1) (1) (1) (1)
(1)
(3)
(3)
(3)
Note (1) Please be reserved to open.
Note (2) Low or Open : VESA LVDS Format (default), High : JEIDA Format.
Note (3) LVDS 4-Port Data Mapping
Port CH of LVDS Data Stream
1st Port First pixel 1, 5, 9, ..........., 1913, 1917
2nd Port Second pixel 2, 6, 10, ........., 1914, 1918
15
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1.2
www.panelook.com
Page 16
Global LCD Panel Exchange Center
3rd Port Third pixel 3, 7, 11, ........., 1915, 1919
4th Port Fourth pixel 4, 8, 12, ........., 1916, 1920
5.2 BACKLIGHT UNIT
The pin configuration for the housing and the leader wire is shown in the table below.
CN3-CN22: BHR-04VS-1 (JST). or equivalent
Pin Name Description Wire Color
1 HV High Voltage Pink 2 HV High Voltage White
Note (1) The backlight interface housing for high voltage side is a model BHR-04VS-1,
manufactured by JST. The mating header on inverter part number is
SM02 (12.0)B-BHS-1-TB(LF). or equivalent
www.panelook.com
Issue Date:JUL.14.2008
Model No.: V470H1-LH4
Preliminary
1 HV(White)
2 HV(Pink)
1 HV(White)
2 HV(Pink)
1 HV(White)
2 HV(Pink)
16
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1.2
www.panelook.com
Page 17
Global LCD Panel Exchange Center
5.3 INVERTER UNIT
CN1 (Header): S14B-PH-SM3-TB (D)(LF)(JST) or equivalent.
Pin No. Symbol Description
1 2 3 4 5 6 7 8 9
10
VBL +24V
GND GND
power input
DC
www.panelook.com
Issue Date:JUL.14.2008
Model No.: V470H1-LH4
Preliminary
11
12 E_PWM External PWM control signal
13 I_PWM Internal PWM Control Signal
14 BLON Backlight on/off control
Status
Normal (3.3V) Abnormal (GND)
Notice:
1. PIN 12:External PWM Control (Use Pin 12): Pin 13 must open.
2. PIN 13:Intermal PWM Control (Use Pin 13): 0V~3.0V and Pin 12 must open.
3. Pin 12(E_PWM) and Pin 13(I_PWM) can’t open in same period.
CN2 (Header): S12B-PH-SM3-TB (D)(LF)(JST) or equivalent.
Pin No. Symbol Description
1 2 3 4 5 6 7 8 9
10 11 NC NC 12 NC NC
VBL +24V
GND GND
power input
DC
CN3-CN22 (Header): SM02(12.0)B-BHS-1-TB (LF)(JST) or equivalent
Pin No. Symbol Description
1 2
CCFL HOT CCFL HOT
CCFL high voltage CCFL high voltage
17
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1.2
www.panelook.com
Page 18
Global LCD Panel Exchange Center
5.4 BLOCK DIAGRAM OF INTERFACE
www.panelook.com
Issue Date:JUL.14.2008
Model No.: V470H1-LH4
Preliminary
RXAe+
RXAe-
RXBe+
RXBe-
RXCe+
RXCe-
RXDe+
RXDe-
RXEe+
RXEe-
RXCLKe+
RXCLKe-
51Ө
51Ө
51Ө
51Ө
51Ө
51Ө
51Ө
51Ө
51Ө
51Ө
51Ө
51Ө
100pF
100pF
100pF
100pF
100pF
100pF
PLL
Rx-OUT
ER0-ER9
EG0-EG9
EB0-EB9
DE
OR0-OR9
OG0-OG9
OB0-OB9
DCLK
Timing Controller
RXAe+
RXAe-
RXBe+
RXBe-
RXCe+
RXCe-
RXDe+
RXDe-
RXEe+
RXEe-
RXCLKe+
RXCLKe-
LVDS Input
51Ө
100pF
51Ө
51Ө
100pF
51Ө
51Ө
100pF
51Ө
51Ө
100pF
51Ө
51Ө
100pF
51Ө
51Ө
100pF
51Ө
LVDS Receiver
PLL
18
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1.2
www.panelook.com
Page 19
Global LCD Panel Exchange Center
ER0~ER9 : Even pixel R data
EG0~EG9 : Even pixel G data
EB0~EB9 : Even pixel B data
OR0~OR9 : Odd pixel R data
OG0~OG9: Odd pixel G data
OB0~OB9 : Odd pixel B data
DE : Data enable signal
DCLK : Data clock signal
Notes: (1) The system must have the transmitter to drive the module.
(2) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per
twist-pair line when it is used differentially.
www.panelook.com
Issue Date:JUL.14.2008
Model No.: V470H1-LH4
Preliminary
19
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1.2
www.panelook.com
Page 20
Global LCD Panel Exchange Center
5.5 LVDS INTERFACE
SELLVDS = L or Open
RXCLK
www.panelook.com
Issue Date:JUL.14.2008
Model No.: V470H1-LH4
Preliminary
RXAo
RXBo
RXCo
RXDo
RXEo
RXAe
RXBe
RXCe
RXDe
RXEe
LVDS_SEL = H
OR5OG0 OR4 OR3 OR2 OR1
OB0 OG5OB1
ER5EG0 ER4 ER3 ER2 ER1
EB0 EG5EB1
OG3 OG2OG4
EG3 EG2EG4
OR0
OG1
OB2OB4 OB3OB5VS HSDE
OR6OG6 OR7OG7OB7 OB6RSVD
OR8OG8 OR9OG9OB9 OB8RSVD
ER0
EG1
EB2EB4 EB3EB5VS HSDE
ER6EG6 ER7EG7EB7 EB6RSVD
ER8EG8 ER9EG9EB9 EB8RSVD
RXCLK
RXAo
RXBo
RXCo
RXDo
RXEo
RXAe
RXBe
RXCe
RXDe
RXEe
OR9OG4 OR8 OR7 OR6 OR5
OB4 OG9OB5
ER9EG4 ER8 ER7 ER6 ER5
EB4 EG9EB5
OG7 OG6OG8
EG7 EG6EG8
OR4
OG5
OB6OB8 OB7OB9VS HSDE
OR2OG2 OR3OG3OB3 OB2RSVD
OR0OG0 OR1OG1OB1 OB0RSVD
ER4
EG5
EB6EB8 EB7EB9VS HSDE
ER2EG2 ER3EG3EB3 EB2RSVD
ER0EG0 ER1EG1EB1 EB0RSVD
20
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1.2
www.panelook.com
Page 21
Global LCD Panel Exchange Center
B0~B9: Pixel B Data (9; MSB, 0; LSB)
DE : Data enable signal
DCLK : Data clock signal
www.panelook.com
Issue Date:JUL.14.2008
Model No.: V470H1-LH4
Preliminary
RSVD
: Reserved.
5.6 COLOR DATA INPUT ASSIGNMENT
The brightness of each primary color (red, green and blue) is based on the 10-bit gray scale data input for
the color. The higher the binary input, the brighter the color. The table below provides the assignment of the
color versus data input.
0 0 1 0 1 0 1 1
0 0 0
:
: 0 0 0
0 0 0
:
: 1 1 1
0 0 0
:
: 0 0 0
Data Signal
0
0
0
0
1
1
0
0
1
1
0
0
1
1
1
1
0
0
0
0
0
0
:
:
:
:
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
1
1
1
1
1
1
0
0
0
0
0
0
:
:
:
:
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1 0 1 0 1 1
0 0 0
:
: 0 0 0
0 0 0
:
: 1 1 1
0 0 0
:
: 0 0 0
1
0
0
0
1
1
1
0
0
0
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
0
0
0
0
0
0
0
0
0
0
1
0
1
0
1
1
1
0
1
0 1
1
0
1
1
1
0
0
0
0
0
0
0
0
0
:
:
:
:
:
;
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
1
0
0
:
:
:
:
:
:
0
1
0
1
0
0
1
1
0
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
0
0
1
0
0
1
0
0
1
0
0
0
0
1
1
1
1
1
1
1
1
1
0
0
0
1
1
1
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
0
0
0
1
1
1
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
1
1
1
1
1
1
1
1
1
Basic Colors
Gray Scale Of Red
Gray Scale Of Green
Gray Scale Of Blue
Color
Black Red Green Blue Cyan Magenta Yellow White
Red (0) / Dark Red (1) Red (2)
:
: Red (1021) Red (1022) Red (1023)
Green (0) / Dark Green (1) Green (2)
:
: Green (1021) Green (1022) Green (1023)
Blue (0) / Dark Blue (1) Blue (2)
:
: Blue (1021) Blue (1022) Blue (1023)
R9 R8 R7 R6 R5 R4 R3 R2 R1 R0 G9 G8 G7 G6 G5 G4 G3 G2 G1 G0 B9 B8 B7 B6 B5 B4 B3 B2 B1 B0
0
0
1
1
0
0
0
0
0
0
1
1
1
1
1
1
0
0
0
0
0
0
1
1
1
1
1
1
0
0
0
0
0
0
:
:
:
:
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
0
0
0
0
0
0
Red Green Blue
0
0
0
0
0
0
0
0
1
1
1
1
1
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
0
0
0
0
0
0
0
0
0
0
1
1
0
0
0
1
0
0
0
0
0
1
1
1
0
1
1
1
1
1
1
0
0
0
0
1
0
1
0
0
:
:
:
:
:
:
0
1
0
1
0
0
1
1
0
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
0
0
1
0
0
1
0
0
1
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
0
0
0
1
1
1
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
1
0
0
:
:
: :
:
:
1
0
1
1
1
0
1
1
1
Note (1) 0: Low Level Voltage, 1: High Level Voltage
21
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1.2
www.panelook.com
Page 22
Global LCD Panel Exchange Center
www.panelook.com
6. INTERFACE TIMING
6.1 INPUT SIGNAL TIMING SPECIFICATIONS
The input signal timing specifications are shown as the following table and timing diagram.
Signal Item Symbol Min. Typ. Max. Unit Note
LVDS Receiver Clock
Data
Vertical Active Display Term
Horizontal Active Display Term
Note (1) Since the module is operated in DE only mode, Hsync and Vsync input signals should be set to
Frequency Input cycle to cycle jitter Trcl - - 200 ps ­Setup Time Tlvsu 600 - - ps LVDS Receiver Hold Time Tlvhd 600 - - ps Frame Rate Fr - 120 - Hz (1) Total Tv 1115 1125 1139 Th Tv=Tvd+Tvb Display Tvd 1080 1080 1080 Th ­Blank Tvb 35 45 59 Th ­Total Th 540 550 575 Tc Th=Thd+Thb Display Thd 480 480 480 Tc ­Blank Thb 45 70 95 Tc -
1/Tc 60 74.25 80 MH
Issue Date:JUL.14.2008
Model No.: V470H1-LH4
Preliminary
Z
=297/4
low logic level. Otherwise, this module would operate abnormally..
INPUT SIGNAL TIMING DIAGRAM
Tv
T
vd
DE
Th
DCLK
Tc
Thb
DE
Thd
Tvb
DATA
Valid display data ( 480 clocks)
22
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1.2
www.panelook.com
Page 23
Global LCD Panel Exchange Center
RXCLK+/-
RXn+/-
Tlvsu
www.panelook.com
Issue Date:JUL.14.2008
Model No.: V470H1-LH4
Preliminary
LVDS INPUT INTERFACE TIMING DIAGRAM
Tc
Tlvhd
1T‘ 14
3T‘ 14
5T‘ 14
7T‘ 14
9T‘ 14
11T‘
14
13T‘
14
23
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1.2
www.panelook.com
Page 24
Global LCD Panel Exchange Center
6.2 POWER ON/OFF SEQUENCE
To prevent a latch-up or DC operation of LCD module, the power on/off sequence should follow the
diagram below.
Power Supply
www.panelook.com
0.9 V
CC
Issue Date:JUL.14.2008
Model No.: V470H1-LH4
Preliminary
0.9 V
CC
V
0.5ЉЉЉЉT1ЉЉЉЉ10ms
0ЉЉЉЉT
0ЉЉЉЉT
500ms ЉЉЉЉT
2
ЉЉЉЉ50ms
3
ЉЉЉЉ50ms
CC
0V
4
Signal
0V
Backlight (Recommended)
500msЉЉЉЉT
100ms
ЉЉЉЉ
5
T6
0.1V
CC
T
1
T
2
VA L I D
Power On
50%
T
5
Power ON/OFF Sequence
50%
T
6
T
3
Power Off
0.1V
cc
T
4
Note.
(1) The supply voltage of the external system for the module input should follow the definition of Vcc.
(2) Apply the lamp voltage within the LCD operation range. When the backlight turns on before the
LCD operation or the LCD turns off before the backlight turns off, the display may momentarily
become abnormal screen. There is no reliability issue when the T5, T6 timing missing the range.
(3) In case of VCC is in off level, please keep the level of input signals on the low or high impedance.
(4) T4 should be measured after the module has been fully discharged between power off and on
period.
(5) Interface signal shall not be kept at high impedance when the power is on.
24
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1.2
www.panelook.com
Page 25
Global LCD Panel Exchange Center
7. OPTICAL CHARACTERISTICS
7.1 TEST CONDITIONS
Item Symbol Value Unit Ambient Temperature Ta Ambient Humidity Ha Supply Voltage V Input Signal According to typical value in "3. ELECTRICAL CHARACTERISTICS" Lamp Current I Oscillating Frequency (Inverter) F Vertical Frame Rate Fr 120 Hz
7.2 OPTICAL SPECIFICATIONS
The relative measurement methods of optical characteristics are shown in 7.2. The following items should be
measured under the test conditions described in 7.1 and stable environment shown in Note (6).
Item Symbol Condition Min. Typ. Max. Unit Note
Contrast Ratio CR 3000 4000 - - Note (2)
Response Time
Center Luminance of White L
White Variation Cross Talk CT - - 4 % Note (5)
Red
Green Color Chromaticity
Viewing Angle
Blue
White
Color Gamut
Horizontal
Vertical
www.panelook.com
Issue Date:JUL.14.2008
Model No.: V470H1-LH4
Preliminary
o
25±2
50±10
CC
L
W
Gray to
gray
C
δW
=0°, θY =0°
θ
x
Rx (0.641) ­Ry
Viewing Angle at Normal Direction
12V V
8.5±0.5 40±3
- 4 - ms Note (3)
400 500 -
- - 1.3 - Note (7)
(0.332) Gx (0.270) ­Gy Bx (0.151) -
Typ.-
0.03
By
Wx Wy
(0.600)
(0.061)
(0.280)
(0.285)
Typ.+
0.03
70 72 - % NTSC
θx+
θ
x
θY+
θ
Y
­CR20
-
80 88 ­80 88 ­80 88 ­80 88 -
C
%RH
mA
KHz
cd/
Note (4)
2
m
-
­Note (6)
-
-
-
Deg. Note (1)
25
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1.2
www.panelook.com
Page 26
Global LCD Panel Exchange Center
Note (1) Definition of Viewing Angle (θx, θy):
Viewing angles are measured by Eldim EZ-Contrast 160R
www.panelook.com
Issue Date:JUL.14.2008
Model No.: V470H1-LH4
Preliminary
Normal
θx = θy = 0º
θy- θy+
θX- = 90º
x-
θx
6 o’clock
θ
y-
= 90º
y-
Note (2) Definition of Contrast Ratio (CR):
The contrast ratio can be calculated by the following expression.
Contrast Ratio (CR) = L255 / L0
L255: Luminance of gray level 255
L 0: Luminance of gray level 0
CR = CR (5), where CR (X) is corresponding to the Contrast Ratio of the point X at the figure in Note
(7)
Note (3) Definition of Gray-to-Gray Switching Time:
θx+
12 o’clock direction
y+
θ
y+
= 90º
x+
θX+ = 90º
100%
90%
Optical
Response
10%
0%
Gray to gray Switching time
Gray to gray Switching time
Time
The driving signal means the signal of gray level 0, 63, 127, 191, and 255.
Gray to gray average time means the average switching time of gray level 0, 63,127,191,255 to each other.
26
Version 1.2
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 27
Global LCD Panel Exchange Center
A
A
Note (4) Definition of Luminance of White (LC):
Measure the luminance of gray level 255 at center point.
L
= L (5), where L (x) is corresponding to the luminance of the point X at the figure in Note (7).
C
Note (5) Definition of Cross Talk (CT):
www.panelook.com
Issue Date:JUL.14.2008
Model No.: V470H1-LH4
Preliminary
CT = | Y
– YA | / YA× 100 (%)
B
Where:
= Luminance of measured location without gray level 0 pattern (cd/m2)
Y
A
= Luminance of measured location with gray level 0 pattern (cd/m2)
Y
B
ctive Area
Gray 128
Y
(D/8,W/2)
A, L
Y
(D/2,7W/8)
A, D
(0, 0)
Note (6) Measurement Setup:
The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt
temperature change during measuring. In order to stabilize the luminance, the measurement
should be executed after lighting backlight for 1 hour in a windless room.
Y
A, U
Y
A, R
(D, W)
(D/2,W/8)
(7D/8,W/2)
(D/4,W/4)
Y
(D/8,W/2)
B, L
Y
(D/2,7W/8)
B, D
(0, 0)
ctive Area
Gray 0
Gray 0
Gray 128
Y
B, U
Y
B, R
(3D/4,3W/4)
(D, W)
(D/2,W/8)
(7D/8,W/2)
LCD Module
LCD Panel
Center of the Screen
Display Color Analyzer
(Minolta CA210)
Light Shield Room
(Ambient Luminance < 2 lux)
27
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1.2
www.panelook.com
Page 28
Global LCD Panel Exchange Center
Note (7) Definition of White Variation (δW):
Measure the luminance of gray level 255 at 5 points
δW = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]
www.panelook.com
Issue Date:JUL.14.2008
Model No.: V470H1-LH4
Preliminary
Horizontal Line
D
D/4 D/2 3D/4
W/4
W/2
W
Vertical Line
3W/4
12
X
5
34
Active Area
: Test Point
X=1 to 5
28
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1.2
www.panelook.com
Page 29
Global LCD Panel Exchange Center
www.panelook.com
Issue Date:JUL.14.2008
Model No.: V470H1-LH4
Preliminary
8. PRECAUTIONS
8.1 ASSEMBLY AND HANDLING PRECAUTIONS
(1) Do not apply rough force such as bending or twisting to the module during assembly.
(2) It is recommended to assemble or to install a module into the user’s system in clean working areas. The
dust and oil may cause electrical short or worsen the polarizer.
(3) Do not apply pressure or impulse to the module to prevent the damage of LCD panel and Backlight.
(4) Always follow the correct power-on sequence when the LCD module is turned on. This can prevent the
damage and latch-up of the CMOS LSI chips.
(5) Do not plug in or pull out the I/F connector while the module is in operation.
(6) Do not disassemble the module.
(7) Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and
easily scratched.
(8) Moisture can easily penetrate into LCD module and may cause the damage during operation.
(9) High temperature or humidity may deteriorate the performance of LCD module. Please store LCD
modules in the specified storage conditions.
(10) When ambient temperature is lower than 10ºC, the display quality might be reduced. For example, the
response time will become slow, and the starting voltage of CCFL will be higher than that of room
temperature.
8.2 SAFETY PRECAUTIONS
(1) The startup voltage of a Backlight is approximately 1000 Volts. It may cause an electrical shock while
assembling with the inverter. Do not disassemble the module or insert anything into the Backlight unit.
(2) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In
case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
(3) After the module’s end of life, it is not harmful in case of normal operation and storage.
29
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1.2
www.panelook.com
Page 30
Global LCD Panel Exchange Center
www.panelook.com
Issue Date:JUL.14.2008
Model No.: V470H1-LH4
Preliminary
9. DEFINITION OF LABELS
9.1 CMO MODULE LABEL
The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.
V470H1 -LH4Rev. XX
CHI MEI
OPTOELECTRONICS
(a) Model Name: V470H1-LH4
(b) Revision: Rev. XX, for example: A0, A1… B1, B2… or C1, C2…etc.
(c) Serial ID: X X
X X X X X Y M D L N N N N
X X X X X X X Y M D L N N N N
MADE IN TAIWAN
Serial No.
Product Line
Year, Month, Date
CMO Internal Use
CMO Internal Use
Revision
E207943
MADE IN TAIWAN
RoHS
Serial ID includes the information as below:
(a) Manufactured Date: Year: 0~9, for 2000~2009
Month: 1~9, A~C, for Jan. ~ Dec.
Day: 1~9, A~Y, for 1
(b) Revision Code: Cover all the change
(c) Serial No.: Manufacturing sequence of product
(d) Product Line: 1 -> Line1, 2 -> Line 2, …etc.
CMO Internal Use
st
to 31st, exclude I ,O, and U.
30
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1.2
www.panelook.com
Page 31
Global LCD Panel Exchange Center
10. PACKAGING
10.1 PACKING SPECIFICATIONS
(1) 3 LCD TV modules / 1 Box
(2) Box dimensions : 1190(L)x280(W)x712(H)mm
(3) Weight : approximately 52Kg ( 3 modules per box)
10.2 PACKING METHOD
Figures 10-1 and 10-2 are the packing method
LCD TV Module
www.panelook.com
Issue Date:JUL.14.2008
Model No.: V470H1-LH4
Preliminary
Anti-static Bag
3pcs Drier
Cushion(Bottom)
Carton
PP Belt
Carton Label
Figure.10-1 packing
31
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1.2
www.panelook.com
Page 32
Global LCD Panel Exchange Center
Sea / Land Transportation (40ft Container)
www.panelook.com
Issue Date:JUL.14.2008
Model No.: V470H1-LH4
Preliminary
Air Transportation &
Air Transportation &
Sea / Land Transportation (40ft Container)
(L1130*50*50mm)
Film
(L1150*W1190*H140mm)
(L1400*50*50mm)
Sea / Land Transportation (40ft HQ Container)
(L1130*50*50mm)
(L625*50*50mm)
Film
(L1400*50*50mm)
(L1150*W1190*H140mm)
Figure.10-2 packing
32
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1.2
www.panelook.com
Page 33
Global LCD Panel Exchange Center
11. MECHANICAL CHARACTERISTIC
www.panelook.com
Issue Date:JUL.14.2008
Model No.: V470H1-LH4
Preliminary
࡛ભሽ՗ٝڶૻֆ׹
CHI MEI
33
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1.2
www.panelook.com
Page 34
Global LCD Panel Exchange Center
www.panelook.com
Issue Date:JUL.14.2008
Model No.: V470H1-LH4
Preliminary
࡛ભሽ՗ٝڶૻֆ׹
CHI MEI
34
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1.2
www.panelook.com
Page 35
Global LCD Panel Exchange Center
www.panelook.com
Issue Date:JUL.14.2008
Model No.: V470H1-LH4
Preliminary
࡛ભሽ՗ٝڶૻֆ׹
CHI MEI
35
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1.2
www.panelook.com
Loading...