CMO V420H1-L15 Specification

Global LCD Panel Exchange Center

+

TFT LCD Approval Specification

MODEL NO.: V420H1 – L15

Customer: _________________________________

Approved by:_______________________________

www.panelook.com

Issue Date:AUG.18.2009

Model No.: V420H1-L15

Approve

Note:

TV Head Division

Approved By

Chao-Chun Chung

Reviewed By

QA Dept. Product Development Div.

Hsin-Nan Chen WT Lin

Prepared By

LCD TV Marketing and Product Management Div.

Cychang Sisley Wu

1

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 2.3

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

Issue Date:AUG.18.2009

Model No.: V420H1-L15

Approve

CONTENTS

REVISION HISTORY ..................................................................................................................................................4

1. GENERAL DESCRIPTION......................................................................................................................................5

1.1 OVERVIEW....................................................................................................................................................5

1.2 FEATURES ....................................................................................................................................................5

1.3 APPLICATION................................................................................................................................................5

1.4 GENERAL SPECIFICATIONS ........................................................................................................................5

1.5 MECHANICAL SPECIFICATIONS ..................................................................................................................6

2. ABSOLUTE MAXIMUM RATINGS ...........................................................................................................................7

2.1 ABSOLUTE RATINGS OF ENVIRONMENT....................................................................................................7

2.2 PACKAGE STORAGE....................................................................................................................................8

2.3 ELECTRICAL ABSOLUTE RATINGS..............................................................................................................8

2.3.1 TFT LCD MODULE...............................................................................................................................8

2.3.2 BACKLIGHT INVERTER UNIT .............................................................................................................8

3. ELECTRICAL CHARACTERISTICS ........................................................................................................................9

3.1 TFT LCD MODULE.........................................................................................................................................9

3.2 BACKLIGHT CONNECTOR PIN CONFIGURATION..................................................................................... 11

3.2.1 LAMP SPECIFICATION...................................................................................................................... 11

3.2.2 ELECTRICAL SPECIFICATION.......................................................................................................... 11

3.2.3 INVERTER INTERFACE CHARACTERISTICS...................................................................................13

4. BLOCK DIAGRAM OF INTERFACE ......................................................................................................................15

4.1 TFT LCD MODULE.......................................................................................................................................15

5. INPUT TERMINAL PIN ASSIGNMENT ..................................................................................................................16

5.1 TFT LCD Module Input .................................................................................................................................16

5.2 BACKLIGHT UNIT........................................................................................................................................ 18

5.3 INVERTER UNIT..........................................................................................................................................18

5.4 BLOCK DIAGRAM OF INTERFACE .............................................................................................................18

5.5 LVDS INTERFACE ....................................................................................................................................... 22

5.6 COLOR DATA INPUT ASSIGNMENT............................................................................................................23

6. INTERFACE TIMING............................................................................................................................................. 24

6.1 INPUT SIGNAL TIMING SPECIFICATIONS.................................................................................................. 24

2

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 2.3

www.panelook.com

Global LCD Panel Exchange Center

6.2 POWER ON/OFF SEQUENCE.....................................................................................................................26

www.panelook.com

Issue Date:AUG.18.2009

Model No.: V420H1-L15

Approve

7. OPTICAL CHARACTERISTICS.............................................................................................................................27

7.1 TEST CONDITIONS.....................................................................................................................................27

7.2 OPTICAL SPECIFICATIONS........................................................................................................................28

8. PRECAUTIONS ....................................................................................................................................................31

8.1 ASSEMBLY AND HANDLING PRECAUTIONS .............................................................................................31

8.2 SAFETY PRECAUTIONS .............................................................................................................................31

9. DEFINITION OF LABELS......................................................................................................................................32

9.1 CMO MODULE LABEL.................................................................................................................................32

10. PACKAGING.......................................................................................................................................................33

10.1 PACKAGING SPECIFICATIONS.................................................................................................................33

10.2 PACKAGING METHOD ..............................................................................................................................33

11. MECHANICAL CHARACTERISTICS ...................................................................................................................35

3

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 2.3

www.panelook.com

Global LCD Panel Exchange Center

REVISION HISTORY

Version Date

Ver. 0.0 Nov. 06, 2008 All All The tentative specification was first issued.
Ver. 1.0 Dec. 19, 2008 9

Ver. 1.0 Dec. 23, 2008 18 5.3 Updated inverter pin 12 define
Ver. 1.1 Dec. 31, 2008 13 3.2.3 add note(4)

14 3.2.3 Updated power sequence and control signal timing fig.
Ver. 2.0 Feb. 16. 2009 9

Ver. 2.1 17 5.1

Ver. 2.2 Jul . 27. 2009 5 1.5

Ver. 2.3 Aug . 18. 2009 5 1.5

Page(New
)

11
11-12
13
18
22-23
26
28
33

11
16~17
21
26
27
28~30
33~34
35~37

www.panelook.com

Section Description

3.1

3.2.1

3.2.2

3.2.3

5.3

5.5

6.2

7.2

10.2

3.1

3.2.1

5.5.1

5.4

6.2

7.1

7.2

10.1
11

Updated TFT LCD Module Parameter
Updated Lamp Specification
Updated BL Electrical Specification
Updated Internal PWN Control Voltage
Updated Pin 12 define
Updated LVDS Interface
Updated Power ON/OFF Sequence
Updated Optical Specifications
Updated Figure.10-1 packing method

Update Power Supply Current
Update Lamp Specification & Electrical specification
Update Input Terminal Pin Assignment
Update Block Diagram of Interface note 3
Update POWER ON/OFF SEQUENCE
Updated optical measurement condition
Optical Specifications update
Update Packaging specifications
Update Mechanical Characteristics

Update Input Terminal Pin Assignment

Update Mechanical Specifications

Update OPTICAL SPECIFICATIONS

Issue Date:AUG.18.2009

Model No.: V420H1-L15

Approve

4

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 2.3

www.panelook.com

Global LCD Panel Exchange Center

1. GENERAL DESCRIPTION

1.1 OVERVIEW

V420H1-L15 is a 42” TFT Liquid Crystal Display module with 12-CCFL Backlight unit and 2ch-LVDS interface.

This module supports 1920 x 1080 Full HDTV format and can display 16.7M colors (8-bit/color). The inverter

module for backlight is built-in.

1.2 FEATURES

Ё

High brightness (500 nits)

Ё

High contrast ratio (4000:1)

Ё

Fast response time (Gray to gray average 6.5 ms)

Ё

High color saturation (NTSC 72%)

Ё

Full HDTV (1920 x 1080 pixels) resolution, true HDTV format

Ё

DE (Data Enable) only mode

www.panelook.com

Issue Date:AUG.18.2009

Model No.: V420H1-L15

Approve

Ё

LVDS (Low Voltage Differential Signaling) interface

Ё

Optimized response time for 60 Hz frame rate

Ё

Ultra wide viewing angle : Super MVA technology

Ё

RoHS compliance

1.3 APPLICATION

Ё

Standard Living Room TVs.

Ё

Public Display Application.

Ё

Home Theater Application.

Ё

MFM Application.

1.4 GENERAL SPECIFICATIONS

Item Specification Unit Note

Active Area 930.24(H) x 523.26 (V) (42.02” diagonal) mm

Bezel Opening Area 937.24 (H) x 530.26 (V) mm

Driver Element a-si TFT active matrix - -

Pixel Number 1920 x R.G.B. x 1080 pixel -

(1)

Pixel Pitch(Sub Pixel) 0.1615 (H) x 0.4845 (V) mm -

Pixel Arrangement RGB vertical stripe - -

Display Colors 16.7M color -

Display Operation Mode Transmissive mode / Normally black - -

Surface Treatment Anti-Glare coating (Haze 11%) - (2)

Note (1) Please refer to the attached drawings in chapter 9 for more information about the front and back outlines.

Note (2) The spec. of the surface treatment is temporarily for this phase. CMO reserves the rights to change this

feature.

5

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 2.3

www.panelook.com

Global LCD Panel Exchange Center

1.5 MECHANICAL SPECIFICATIONS

Item Min. Typ. Max. Unit Note

Horizontal (H) - 983.0 - mm

www.panelook.com

Issue Date:AUG.18.2009

Model No.: V420H1-L15

Approve

Vertical (V) - 576.0 - mm Module Size

Depth (D) - 50.8 - mm

Weight - 10400 - g -

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

Note (2) Module Depth is between bezel to T-CON cover.

(1), (2)

6

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 2.3

www.panelook.com

Global LCD Panel Exchange Center

2. ABSOLUTE MAXIMUM RATINGS

2.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item Symbol

Storage Temperature TST -20 +60 ºC (1)

Operating Ambient Temperature TOP 0 50 ºC (1), (2)

Shock (Non-Operating) SNOP - 50 G (3), (5)

Vibration (Non-Operating) VNOP - 1.0 G (4), (5)

Note (1) Temperature and relative humidity range is shown in the figure below.

www.panelook.com

Issue Date:AUG.18.2009

Model No.: V420H1-L15

Approve

Value

Unit Note

Min. Max.

(a) 90 %RH Max. (Ta

(b) Wet-bulb temperature should be 39 ºC Max. (Ta > 40 ºC).

(c) No condensation.

Note (2) The maximum operating temperature is based on the test condition that the surface temperature of

display area is less than or equal to 65 ºC with LCD module alone in a temperature controlled chamber.

Thermal management should be considered in final product design to prevent the surface temperature of

display area from being over 65 ºC. The range of operating temperature may degrade in case of

improper thermal management in final product design.

Note (3) 11 ms, half sine wave, 1 time for ± X, ± Y, ± Z.

Note (4) 10 ~ 200 Hz, 10 min, 1 time each X, Y, Z.

Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that

the module would not be twisted or bent by the fixture.

Љ

40 ºC).

7

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 2.3

www.panelook.com

Global LCD Panel Exchange Center

2.2 PACKAGE STORAGE

When storing modules as spares for a long time, the following precaution is necessary.

(a) Do not leave the module in high temperature, and high humidity for a long time, It is highly recommended to

www.panelook.com

Issue Date:AUG.18.2009

Model No.: V420H1-L15

Approve

store the module with temperature from 0 to 35

(b) The module shall be stroed in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent

light.

к

at normal humidity without condensation.

2.3 ELECTRICAL ABSOLUTE RATINGS

2.3.1 TFT LCD MODULE

Value

Item Symbol

Power Supply Voltage VCC -0.3 13.5 V

Logic Input Voltage VIN -0.3 3.6 V

2.3.2 BACKLIGHT INVERTER UNIT

Item Symbol

Lamp Voltage VW

Min. Max.

Value

Min. Max.

Ё

3000 VRMS

Unit Note

(1)

Unit Note

Power Supply Voltage VBL 0 30 V (1)

Ё

Control Signal Level

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation

should be restricted to the conditions described under Normal Operating Conditions.

Note (2) No moisture condensation or freezing.

Note (3) The control signals include On/Off Control and Internal PWM Control.

-0.3 7 V (1), (3)

8

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 2.3

www.panelook.com

Global LCD Panel Exchange Center

3. ELECTRICAL CHARACTERISTICS

3.1 TFT LCD MODULE

(Ta = 25 ± 2 ºC)

Parameter Symbol

Power Supply Voltage VCC 10.8 12 13.2 V (1)

www.panelook.com

Issue Date:AUG.18.2009

Model No.: V420H1-L15

Approve

Value

Unit Note

Min. Typ. Max.

Rush Current I

White Pattern

Power Supply Current

LVDS
interface

CMOS
interface

Note (1) The module should be always operated within the above ranges.

Note (2) Measurement condition:

Common Input Voltage V

Terminating Resistor R

Input High Threshold Voltage VIH 2.7 - 3.3 V

Input Low Threshold Voltage V

Vertical Stripe

Black Pattern

- - 4.3 A (2)

RUSH

-

-

-

1.125 1.25 1.375 V

LVC

- 100 - ohm

T

0 - 0.7 V

IL

- 0.84 1.1 A

- 0.83 - A

- 0.48 - A

(3)

9

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 2.3

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

Vcc rising time is 470us

0.9Vcc

0.1Vcc

Issue Date:AUG.18.2009

Model No.: V420H1-L15

Approve

Vcc

Note (3) The specified power supply current is under the conditions at Vcc = 12 V, Ta = 25 ± 2 ºC, f

whereas a power dissipation check pattern below is displayed.

a. White Pattern

GND

Active Area

470us

b. Black Pattern

Active Area

= 60 Hz,

v

c. Vertical Stripe Pattern

Active Area

10

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 2.3

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

3.2 BACKLIGHT CONNECTOR PIN CONFIGURATION

3.2.1 LAMP SPECIFICATION

(Ta = 25 ± 2 ºC)

Parameter Symbol

Min. Typ. Max.

Issue Date:AUG.18.2009

Model No.: V420H1-L15

Approve

Value

Unit Note

Lamp Input Voltage VL - 1090 -

Lamp Current IL 9.7 10.2 10.7

- - 1910

Lamp Turn On Voltage VS

- - 1560

Operating Frequency FL 35 - 70

Lamp Life Time LBL 50,000 - -

3.2.2 ELECTRICAL SPECIFICATION

(Ta = 25 ± 2 ºC)

Value

Parameter Symbol

Min. Typ. Max.

- 130 133 (5), IL = 10.2 mA

Power Consumption PBL

- 110 112 W (5), IL = 8.7 mA

Lamp Input
Voltage
Lamp
Current
Lamp Turn
On Voltage

Operating
Frequency
Lamp Life
Time

Unit Note

VL

IL

VS

FL

LBL

Power Supply Voltage VBL 22.8 24.0 25.2 VDC

- 5.4 -

Power Supply Current IBL

4.6

Input Ripple Noise - - - 912 mVP-P VBL=22.8V

Oscillating Frequency FW 39 42 45 kHz

Dimming Frequency FB 150 160 170 Hz

Minimum Duty Ratio D

Note (1) Lamp current is measured by utilizing AC current probe and its value is average by measuring master

and slave board. VIPWM : 3V is 100%,V

8.7mA.

Note (2) The lamp starting voltage V

Otherwise the lamp may not be turned on.

Note (3) The lamp frequency may produce interference with horizontal synchronous frequency of the display input

signals, and it may result in line flow on the display. In order to avoid interference, the lamp frequency

10 20 - % (6)

MIN

= HI : Lamp current is 10.2mA; V

ADIM

should be applied to the lamp for more than 1 second after startup.

S

A Non Dimming

= LO : Lamp current is

ADIM

11

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 2.3

www.panelook.com

Global LCD Panel Exchange Center

should be detached from the horizontal synchronous frequency and itó harmonics as far as possible.

Note (4) The life time of a lamp is defined as when the brightness is larger than 50% of its original value and the

effective discharge length is longer than 80% of its original length (Effective discharge length is defined

as an area that has equal to or more than 70% brightness compared to the brightness at the center point

www.panelook.com

Issue Date:AUG.18.2009

Model No.: V420H1-L15

Approve

of lamp.) as the time in which it continues to operate under the condition at Ta = 25 ±2

10.7 mArms..

Note (5) The measurement condition of Max. value is based on 42” backlight unit under input voltage 24V,

average lamp current 10.5mA and 9.0mA ,lighting 30 minutes later.

Note (6) 10% minimum duty ratio is only valid for electrical operation.

HV (White +)

1

A
A

A
A

A
A

A
A

HV(Pink -)

2

HV (White +)

1

HV(Pink -)

2

HV (White +)

1

HV(Pink -)

2

HV (White +)

1

HV(Pink -)

2

к

and IL =9.7~

A
A

A
A

Inverter

HV(Pink -)

2

HV (White +)

1

HV(Pink -)

2

LCD Module

HV (White +)

1

12

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 2.3

www.panelook.com

Global LCD Panel Exchange Center

3.2.3 INVERTER INTERFACE CHARACTERISTICS

www.panelook.com

Issue Date:AUG.18.2009

Model No.: V420H1-L15

Approve

Parameter Symbol

ON

On/Off Control Voltage

V

BLON

OFF

Internal PWM Control
Voltage

MAX

MIN

V

IPWM

HI

Status Signal

Status

LO

VBL Rising Time Tr1

VBL Falling Time Tf1

Control Signal Rising Time Tr

Control Signal Falling Time Tf

PWM Signal Rising Time T

PW MR

Condition

Te st

Ё

Ё

Ё

Ё

Ё

Ё

Ё

Ё

Ё

Ё

Ё

Value

Unit Note

Min. Typ. Max.

2.0

Ё

5.0 V

0

3.15

Ё

3.0 3.3 3.6 V

0

30

30

Ё

Ё

Ё

Ё

0.8 V

Ё

5.0 V

0

Ё

Ё

Ё

Ё

Ё

Ё

Ё

0.8 V

Ё

Ё

100 ms

100 ms

50 us

V

ms

ms

Max. Duty Ratio

Min. Duty Ratio

Normal

Abnormal

See as below

PWM Signal Falling Time T

PW MF

Input Impedance RIN

PWM Delay Time

BLON Delay Time

BLON Off Time

T

PW M

T

T

on

on1

Ё

Ё

Ё

Ё

Ё

1

100

300

300

Ё

50 us

Ё

Ё

MΩ

Ё

Ё

ms

Ё

Ё

ms

Ё

Ё

ms

Ё

Note (1) The dimming signal should be valid before backlight turns on by BLON signal. It is inhibited to

change the internal/external PWM signal during backlight turn on period.

Note (2) The power sequence and control signal timing are shown in the following figure. For a certain

reason, the inverter has a possibility to be damaged with wrong power sequence and control

signal timing.

Note (3) While system is turned ON or OFF, the power sequences must follow as below descriptions:

Turn ON sequence: VBL

Turn OFF sequence: BLOFF

Ш

PWM signal Ш BLON

Ш

PWM signal Ш VBL

Note (4) When the Dynamic CR has been turned on, the skipped range of VIPWM, 2.85V ~ 3.15V, is

suggested to avoid the abnormal phenomenon.

13

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 2.3

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

Issue Date:AUG.18.2009

Model No.: V420H1-L15

Approve

14

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 2.3

www.panelook.com

Global LCD Panel Exchange Center

)

4. BLOCK DIAGRAM OF INTERFACE

4.1 TFT LCD MODULE

ERX0(+/-)
ERX1(+/-)
ERX2(+/-)
ERX3(+/-)
ECLK(+/-)

ORX0(+/-)
ORX1(+/-)
ORX2(+/-)
ORX3(+/-)
OCLK(+/-)

SELLVDS
ODSEL
EN_DCR

(FI-RE51S-HF (JAE)) or equivalent

INPUT CONNECTOR

www.panelook.com

FRAME

BUFFER

TIMING

CONTROLLER

Issue Date:AUG.18.2009

Model No.: V420H1-L15

Approve

SCAN DRIVER

TFT LCD PANEL

(1920x3x1080)

DATA DRIVER(RSDS

Vcc

GND

CN1

VBL

GND

Status

A_DIM

I_PWM

BLON

DC/DC CONVERTER

CN11: 528520870 (Molex) or equivalent

CN2-CN7:SM02 (13.0)-BDAS-3-TB(LF)(JST) or equivalent

INVERTER

CONNECTOR

CN1:S14B-PH-SM4-TB

(D)(LF) or equivalent

& REFERENCE

VOLTAGE

GENERATOR

BACKLIGHT

UNIT

15

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 2.3

www.panelook.com

Global LCD Panel Exchange Center

5. INPUT TERMINAL PIN ASSIGNMENT

5.1 TFT LCD Module Input

Pin Name Description Note

1 GND Ground
2 N.C. No Connection
3 N.C. No Connection
4 N.C. No Connection
5 N.C. No Connection
6 N.C. No Connection
7 SELLVDS LVDS data format Selection (2)

N.C. No Connection

8

9 ODSEL

10 N.C. No Connection (1)
11 N.C. No Connection
12 ERX0- Even pixel Negative LVDS differential data input. Channel 0
13 ERX0+ Even pixel Positive LVDS differential data input. Channel 0
14 ERX1- Even pixel Negative LVDS differential data input. Channel 1
15 ERX1+ Even pixel Positive LVDS differential data input. Channel 1
16 ERX2- Even pixel Negative LVDS differential data input. Channel 2
17 ERX2+ Even pixel Positive LVDS differential data input. Channel 2
18 GND Ground
19 ECLK- Even pixel Negative LVDS differential clock input
20 ECLK+ Even pixel Positive LVDS differential clock input
21 GND Ground
22 ERX3- Even pixel Negative LVDS differential data input. Channel 3
23 ERX3+ Even pixel Positive LVDS differential data input. Channel 3
24 N.C. No Connection
25 N.C. No Connection
26 N.C. No Connection (1)
27 N.C. No Connection (1)
28 ORX0- Odd pixel Negative LVDS differential data input. Channel 0
29 ORX0+ Odd pixel Positive LVDS differential data input. Channel 0
30 ORX1- Odd pixel Negative LVDS differential data input. Channel 1
31 ORX1+ Odd pixel Positive LVDS differential data input. Channel 1
32 ORX2- Odd pixel Negative LVDS differential data input. Channel 2
33 ORX2+ Odd pixel Positive LVDS differential data input. Channel 2
34 GND Ground
35 OCLK- Odd pixel Negative LVDS differential clock input.
36 OCLK+ Odd pixel Positive LVDS differential clock input.
37 GND Ground
38 ORX3- Odd pixel Negative LVDS differential data input. Channel 3
39 ORX3+ Odd pixel Positive LVDS differential data input. Channel 3
40 N.C. No Connection
41 N.C. No Connection
42 N.C. No Connection (1)
43 N.C. No Connection (1)
44 GND Ground
45 GND Ground
46 GND Ground
47 GND Ground

Overdrive Lookup Table Selection

www.panelook.com

Issue Date:AUG.18.2009

Model No.: V420H1-L15

Approve

(1)

(1)

(3)

16

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 2.3

www.panelook.com

Global LCD Panel Exchange Center

48 VCC +12V power supply
49 VCC +12V power supply
50 VCC +12V power supply
51 VCC +12V power supply

Note (1) Reserved for internal use. Please leave it open.

www.panelook.com

Issue Date:AUG.18.2009

Model No.: V420H1-L15

Approve

Note (2)

Note (3) Overdrive lookup table selection. The overdrive lookup table should be selected in accordance with the

Low : VESA LVDS Format (default), High : JEIDA Format.

frame rate to optimize image quality.

ODSEL Note

L Lookup table was optimized for 60 Hz frame rate.

H Lookup table was optimized for 50 Hz frame rate.

17

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 2.3

www.panelook.com

Global LCD Panel Exchange Center

5.2 BACKLIGHT UNIT

The pin configuration for the housing and the leader wire is shown in the table below.

Pin Name Description Wire Color

1 HV High Voltage White
2 HV High Voltage Pink

1 HV(White)

2 HV(Pink)

www.panelook.com

Issue Date:AUG.18.2009

Model No.: V420H1-L15

Approve

1 HV(White)

2 HV(Pink)

1 HV(White)

2 HV(Pink)

5.3 INVERTER UNIT

CN1: S14B-PH-SM4-TB(D)(LF)(JST) or equivalent

Pin № Symbol Feature

1
2
3
4
5
6
7
8
9

10

11 STATUS

12 A_DIM

13 I_PWM Internal PWM Control Signal
14 BLON BL ON/OFF

CN2-CN7: SM02 -BDAS-3-TB(JST) or equivalent

Pin No. Symbol Description

1 CCFL HOT CCFL high voltage
2 CCFL HOT CCFL high voltage

VBL +24V

GND GND

Normal (3.3V)
Abnormal(GND)
Amplitude Dimming Control

HI (2.0V ~ 5.0V)

LO(0V~0.8V)

18

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 2.3

www.panelook.com

Global LCD Panel Exchange Center

CN8:

528520870 (Molex)

Pin No. Symbol Description

1 Board to Board
2 Board to Board

3 Board to Board

4 Board to Board

5 Board to Board

6 Board to Board
7 Board to Board
8

Note (1) Floating of any control signal is not allowed.

Control

Signal

or equivalent

Board to Board

www.panelook.com

Issue Date:AUG.18.2009

Model No.: V420H1-L15

Approve

19

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 2.3

www.panelook.com

Global LCD Panel Exchange Center

p

p

OR0

5.4 BLOCK DIAGRAM OF INTERFACE

www.panelook.com

Issue Date:AUG.18.2009

Model No.: V420H1-L15

Approve

ER0-ER7

-

-

OR0-OR7

-

-

Host

Graphics

Controller

ERx0+

-

ERx1+

ERx1-

ERx2+

-

ERx3+

ERx3-

ECLK+

-

ORx0+

-

ORx1+

ORx1-

51

Ө

100pF

51

Ө

51Ө

100

F

51

Ө

51

Ө

100pF

51

Ө

51

Ө

100pF

51

Ө

RxOUT

ER0-ER7

-

-

-OR7

-

-

51

Ө

100pF

51

Ө

Timing

51

Ө

51

Ө

51Ө

100pF

100

F

Controller

LVDS Transmitter

THC63LVDM83A

(LVDF83A)

ORx2+

ORx3+

ORx3-

OCLK+

51

Ө

51
51

51

51

51

100pF

Ө
Ө

100pF

Ө

Ө

100pF

Ө

-

-

LVDS Receiver

20

Version 2.3

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

ER0~ER7: Even pixel R data

EG0~EG7: Even pixel G data

EB0~EB7: Even pixel B data

OR0~OR7: Odd pixel R data

OG0~OG7: Odd pixel G data

OB0~OB7: Odd pixel B data

DE: Data enable signal

DCLK: Data clock signal

Notes (1) The system must have the transmitter to drive the module.

Notes (2) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it

www.panelook.com

Issue Date:AUG.18.2009

Model No.: V420H1-L15

Approve

is used differentially.

Notes (3) Two pixel data send into the module for every clock cycle. The first pixel of the frame is odd pixel and

the second pixel is even pixel.

21

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 2.3

www.panelook.com

Global LCD Panel Exchange Center

5.5 LVDS INTERFACE

www.panelook.com

Issue Date:AUG.18.2009

Model No.: V420H1-L15

Approve

VESA LVDS forma



RXCLK

RXCLK



ORX0

ORX0

ORX1

ORX1

ORX2

ORX2

ORX3

ORX3

ERX0

ERX0

ERX1

ERX1

ERX2

ERX2





























Κʻ˦˘˟˟˩˗˦ʳ˼ː˟ʼ

Current F\FOH

Current F\FOH

R5G0 R4 R3 R2 R1

R5G0 R4 R3 R2 R1

B0 G5B1

B0 G5B1

R5G0 R4 R3 R2 R1

R5G0 R4 R3 R2 R1

B0 G5B1

B0 G5B1

G3 G2G4

G3 G2G4

G3 G2G4

G3 G2G4

R0

R0

G1

G1

B2B4 B3B5VS HSDE

B2B4 B3B5VS HSDE

R6G6 R7G7B7 B6RSVD

R6G6 R7G7B7 B6RSVD

R0

R0

G1

G1

B2B4 B3B5VS HSDE

B2B4 B3B5VS HSDE

ERX3



ERX3



JEDIA LVDS forma



RXCLK

RXCLK



ORX0

ORX0

ORX1

ORX1

ORX2

ORX2

ORX3

ORX3

ERX0

ERX0

ERX1

ERX1





Κʻ˦˘˟˟˩˗˦ʳ˼ː˛ʼ

R6G6 R7G7B7 B6RSVD

R6G6 R7G7B7 B6RSVD

Current F\FOH

Current F\FOH

R7G2 R6 R5 R4 R3

R7G2 R6 R5 R4 R3

B2 G7B3

B2 G7B3

R7G2 R6 R5 R4 R3

R7G2 R6 R5 R4 R3

B2 G7B3

B2 G7B3

G5 G4G6

G5 G4G6

G5 G4G6

G5 G4G6

R2

R2

G3

G3

B4B6 B5B7VS HSDE

B4B6 B5B7VS HSDE

R0G0 R1G1B1 B0RSVD

R0G0 R1G1B1 B0RSVD

R2

R2

G3

G3

ERX2

ERX2

ERX3

ERX3

22

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

B4B6 B5B7VS HSDE

B4B6 B5B7VS HSDE

R0G0 R1G1B1 B0RSVD

R0G0 R1G1B1 B0RSVD

Version 2.3

www.panelook.com

Global LCD Panel Exchange Center

R0~R7: Pixel R Data (7; MSB, 0; LSB)

G0~G7: Pixel G Data (7; MSB, 0; LSB)

B0~B7: Pixel B Data (7; MSB, 0; LSB)

DE : Data enable signal

DCLK : Data clock signal

Notes: (1) RSVD (reserved) pins on the transmitter shall be “H” or “L”.

5.6 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 10-bit gray scale data input for the

color. The higher the binary input, the brighter the color. The table below provides the assignment of the color

versus data input.

Color

R7 R6 R5 R4 R3 R2 R1 R0 G7 G6 G5 G4 G3 G2 G1 G0 B7 B6 B5 B4 B3 B2 B1 B0

Black
Red

Green
Basic
Colors

Gray
Scale
Of
Red

Gray
Scale
Of
Green

Gray
Scale
Of
Blue

Note (1) 0: Low Level Voltage, 1: High Level Voltage

Blue

Cyan

Magenta

Yellow

White

Red (0) / Dark

Red (1)

Red (2)

:

:
Red (253)
Red (254)
Red (255)
Green (0) / Dark
Green (1)
Green (2)

:

:
Green (253)
Green (254)
Green (255)
Blue (0) / Dark
Blue (1)
Blue (2)

:

:
Blue (253)
Blue (254)
Blue (255)

0

0

1

1

0

0

0

0

0

0

1

1

1

1

1

1

0

0

0

0

0

0

:

:

:

:

1

1

1

1

1

1

0

0

0

0

0

0

:

:

:

:

0

0

0

0

0

0

0

0

0

0

0

0

:

:

:

:

0

0

0

0

0

0

www.panelook.com

Issue Date:AUG.18.2009

Model No.: V420H1-L15

Approve

Data Signal

Red Green Blue

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

1

1

1

1

1

1

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

1

1

1

1

1

1

1

1

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

1

1

1

1

1

1

1

1

0

0

0

0

0

0

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

0

0

0

0

0

0

0

0

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

0

0

0

0

0

0

0

0

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

1

0

0

0

0

0

0

0

0

0

0

0

0

0

0

1

0

0

0

0

0

0

0

0

0

0

0

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

1

1

1

1

0

1

0

0

0

0

0

0

0

0

0

0

1

1

1

1

1

0

0

0

0

0

0

0

0

0

0

0

1

1

1

1

1

1

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

1

0

0

0

0

0

0

0

0

0

0

0

0

0

0

1

0

0

0

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

0

0

0

0

0

0

1

1

1

1

1

1

0

1

0

0

0

0

0

0

0

0

1

1

1

1

1

1

1

0

0

0

0

0

0

0

0

0

1

1

1

1

1

1

1

1

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

0

0

0

0

0

0

0

0

0

0

0

0

0

0

1

1

0

0

0

0

0

0

0

0

0

0

0

0

0

0

1

1

0

0

0

0

0

0

0

0

0

0

0

0

0

0

1

1

0

0

0

0

:

:

:

:

0

0

0

0

0

0
0

0

0

0

0

0

:

:

:

:

0

0

0

0
0

0

0

0

0

0

0

0

:

:

:

:

1

1

1

1

1

1

0

0

0

0

0

0

0

0

0

0

0

:

:

:

:

:

:

:

:

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

:

:

:

:

:

:

:

:

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

1

0

0

1

0

:

:

:

:

:

:

:

:

1

1

0

1
1
1

0

1

1

1

1

1

23

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 2.3

www.panelook.com

Global LCD Panel Exchange Center

6. INTERFACE TIMING

6.1 INPUT SIGNAL TIMING SPECIFICATIONS

(Ta = 25 ± 2 ºC)

The input signal timing specifications are shown as the following table and timing diagram.

Signal Item Symbol Min. Typ. Max. Unit Note

www.panelook.com

Issue Date:AUG.18.2009

Model No.: V420H1-L15

Approve

LVDS Receiver
Clock

LVDS Receiver
Data

Vertical
Active Display
Term

Horizontal
Active Display
Term

Note (1) : (ODSEL) = (H) , (L). Please refer to 5.1 for detail information

Frequency 1/Tc 60 74.25 80 MHz -

Input cycle to
cycle jitter

Setup Time Tlvsu 600 - - ps -

Hold Time Tlvhd 600 - - ps -

Frame Rate

Total Tv 1115 1125 1135 Th

Display Tvd 1080 1080 1080 Th -

Blank Tvb 35 45 55 Th -

Total Th 1050 1100 1150 Tc

Display Thd 960 960 960 Tc -

Blank Thb 90 140 190 Tc -

Trcl - - 200 ps -

Fr5 47 50 53 Hz (1)

Fr6 57 60 63 Hz (1)

Tv=Tvd+T vb

Th=Thd+Thb

Note (2) : Since the module is operated in DE only mode, Hsync and Vsync input signals should be set to low

logic level. Otherwise, this module would operate abnormally.

24

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 2.3

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

Issue Date:AUG.18.2009

Model No.: V420H1-L15

Approve

25

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 2.3

www.panelook.com

Global LCD Panel Exchange Center

6.2 POWER ON/OFF SEQUENCE

(Ta = 25 ± 2 ºC)

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should be as the diagram

below.

www.panelook.com

Issue Date:AUG.18.2009

Model No.: V420H1-L15

Approve

10ms

50ms

50ms

ЉЉЉЉ

T4

0V

0.5

ЉЉЉЉ

T

1

ЉЉЉЉ

ЉЉЉЉ

T

ЉЉЉЉ

2

T

3

0

0

500ms

ЉЉЉЉ

ЉЉЉЉ

0.1V

CC

T

3

T1

2

T

0.1V

T4

cc

VALI D

LVDS Signals

0V

Power On

Power Off

0

ЉЉЉЉ

T

7

ЉЉЉЉ

ЉЉЉЉ

T2

T

8

ЉЉЉЉ

T3

T7

8

T

0

(SELLVDS,OD_SEL)

Backlight (Recommended)

ЉЉЉЉ

500ms

100ms

T5

ЉЉЉЉ

T

6

50%

5

T

50%

6

T

Power ON/OFF Sequence

Note (1) The supply voltage of the external system for the module input should follow the definition of Vcc.

Note (2) Apply the lamp voltage within the LCD operation range. When the backlight turns on before the LCD

operation or the LCD turns off before the backlight turns off, the display may momentarily become

abnormal screen.

Note (3) In case of Vcc is in off level, please keep the level of input signals on the low or high impedance. If

T2<0,that maybe cause electrical overstress failure.

Note (4) T4 should be measured after the module has been fully discharged between power off and on period.

Note (5) Interface signal shall not be kept at high impedance when the power is on.

26

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 2.3

www.panelook.com

Global LCD Panel Exchange Center

7. OPTICAL CHARACTERISTICS

7.1 TEST CONDITIONS

Item Symbol Value Unit

www.panelook.com

Issue Date:AUG.18.2009

Model No.: V420H1-L15

Approve

Ambient Temperature Ta

Ambient Humidity Ha

Supply Voltage VCC 12 V

Input Signal According to typical value in "3. ELECTRICAL CHARACTERISTICS"

Lamp Current IL 8.7/10.2 mA

Oscillating Frequency (Inverter) FW 42 KHz

Vertical Frame Rate Fr 120 Hz

The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change during

measuring. In order to stabilize the luminance, the measurement (CS-1000 or CA-210 calibrated by CS-1000)

should be executed after lighting backlight for 1 hour in a windless room.

LCD Module

LCD Panel

25±2

50±10

oC

%RH

Center of the Screen

Display Color Analyzer

(Minolta CA210)

Light Shield Room

(Ambient Luminance < 2 lux)

27

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 2.3

www.panelook.com

Global LCD Panel Exchange Center

7.2 OPTICAL SPECIFICATIONS

The relative measurement methods of optical characteristics are shown in 7.2. The following items should be

measured under the test conditions described in 7.1 and stable environment shown in 7.1.

Item Symbol Condition Min. Typ. Max. Unit Note

Contrast Ratio CR 3000 4000 - - Note 2

www.panelook.com

Issue Date:AUG.18.2009

Model No.: V420H1-L15

Approve

Response Time

Noraml mode LC 400 470 - cd/m2Note 4Center
Luminance of
White

White Variation

Cross Talk CT - - 4 % Note 5

Color
Chromaticity

ECO mode LC 350 420 - cd/m

Red

Green

Blue

White

Gray to

gray

δW

Rx 0.651 -

Ry 0.330 -

Gx 0.270 -

Gy 0.608 -

Bx 0.148 -

By 0.060 -

Wx 0.280 -

Wy

θx=0°, θy =0°

Viewing angle

at normal direction

- 6.5 12 ms Note 3

Note 4,

2

- - 1.3 - Note 6

Typ.

-0.03

0.285

Typ.

+0.03

-

7

-

Color Gamut C.G

θx+

Horizontal

θx-

Viewing Angle

θY+

Vertical

θY-

Note (1) Definition of Viewing Angle (θx, θy):

Viewing angles are measured by Eldim EZ-Contrast 160R

CR≥20

- 72 - % NTSC

80 88 -

80 88 -

Deg. Note (1)

80 88 -

80 88 -

28

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 2.3

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

Issue Date:AUG.18.2009

Model No.: V420H1-L15

Approve

Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

Contrast Ratio (CR) =

CR = CR (5), where CR (X) is corresponding to the Contrast Ratio of the point X at the figure in Note (6).

Note (3) Definition of Gray-to-Gray Switching Time:

pixels whiteall withLuminance Surface
pixels black all withLuminance Surface

The driving signal means the signal of gray level 0, 31, 63, 95, 127, 159, 191, 223 and 255.

Gray to gray average time means the average switching time of gray level 0, 31, 63, 95, 127, 159, 191,

223 and 255 to each other.

, L

Note (4) Definition of Luminance of White (L

Measure the luminance of gray level 255 at center point and 5 points

= L (5), where L (X) is corresponding to the luminance of the point X at the figure in Note (6).

L

C

):

C

AVE

29

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 2.3

www.panelook.com

Global LCD Panel Exchange Center

Note (5) Definition of Cross Talk (CT):

www.panelook.com

Issue Date:AUG.18.2009

Model No.: V420H1-L15

Approve

CT = | YB – YA | / YA

Where:

YA = Luminance of measured location without gray level 0 pattern (cd/m2)

YB = Luminance of measured location with gray level 0 pattern (cd/m2)

Note (6) Definition of White Variation (

Measure the luminance of gray level 255 at 5 points

×

100 (%)

δ

W):

δ

W = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]

3W

Note (7) ECO mode:

W

4

W

2

4

Horizontal Line

D

D

4

D

2

1 2

5

3 4

3D

4

X

Test point :

X = 1 ~ 5

ECO mode was selected by inverter pin: A_DIM.

30

Version 2.3

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

Issue Date:AUG.18.2009

Model No.: V420H1-L15

8. PRECAUTIONS

8.1 ASSEMBLY AND HANDLING PRECAUTIONS

[ 1 ] Do not apply rough force such as bending or twisting to the module during assembly.

[ 2 ] It is recommended to assemble or to install a module into the user’s system in clean working areas. The

dust and oil may cause electrical short or worsen the polarizer.

[ 3 ] Do not apply pressure or impulse to the module to prevent the damage of LCD panel and Backlight.

[ 4 ] Always follow the correct power-on sequence when the LCD module is turned on. This can prevent the

damage and latch-up of the CMOS LSI chips.

[ 5 ] Do not plug in or pull out the I/F connector while the module is in operation.

[ 6 ] Do not disassemble the module.

[ 7 ] Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily

scratched.

Approve

[ 8 ] Moisture can easily penetrate into LCD module and may cause the damage during operation.

[ 9 ] When storing modules as spares for a long time, the following precaution is necessary.

[ 9.1 ] Do not leave the module in high temperature, and high humidity for a long time. It is highly

к

recommended to store the module with temperature from 0 to 35

condensation.

[ 9.2 ] The module shall be stored in dark place. Do not store the TFT-LCD module in direct sunlight or

fluorescent light.

[ 10 ] When ambient temperature is lower than 10ºC, the display quality might be reduced. For example, the

response time will become slow, and the starting voltage of CCFL will be higher than that of room

temperature.

at normal humidity without

8.2 SAFETY PRECAUTIONS

[ 1 ] The startup voltage of a Backlight is approximately 1000 Volts. It may cause an electrical shock while

assembling with the inverter. Do not disassemble the module or insert anything into the Backlight unit.

[ 2 ] If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of

contact with hands, skin or clothes, it has to be washed away thoroughly with soap.

[ 3 ] After the module’s end of life, it is not harmful in case of normal operation and storage.

31

Version 2.3

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

9. DEFINITION OF LABELS

9.1 CMO MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.

www.panelook.com

Issue Date:AUG.18.2009

Model No.: V420H1-L15

Approve

Model Name: V420H1-L15

Revision: Rev. XX, for example: A0, A1… B1, B2… or C1, C2…etc.

Serial ID: X X X X X X X Y M D L N N N N

CHI MEI

OPTOELECTRONICS

CHI MEI

OPTOELECTRONICS

V420H1 -L15 Rev. XX

X X X X X X X Y M D L N N N N

V420H1 -L15 Rev. XX

X X X X X X X Y M D L N N N N

Serial No.

Product Line

E207943

MADE IN TAIWAN

GEMN

RoHS

E207943

MADE IN CHINA

LEOO(or CAPG or CANO)

RoHS

Serial ID includes the information as below:

Manufactured Date:

Year: 0~9, for 2000~2009

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I ,O, and U.

Revision Code: Cover all the change

Serial No.: Manufacturing sequence of product

Product Line: 1 -> Line1, 2 -> Line 2, …etc.

Year, Month, Date

CMO Internal Use

CMO Internal Use

Revision

CMO Internal Use

32

Version 2.3

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

10. PACKAGING

10.1 PACKAGING SPECIFICATIONS

(1) 4 LCD TV modules / 1 Box

(2) Box dimensions : 1100(L)x317(W)x670(H)mm

(3) Weight : Approx. 53.17Kg(4 modules per carton)

10.2 PACKAGING METHOD

Figures 10-1 and 10-2 are the packing method

LCD TV Module

www.panelook.com

Issue Date:AUG.18.2009

Model No.: V420H1-L15

Approve

Cushion(Bottom)

Anti-Static Bag

Carton

Cushion(Top)

Carton Label

PP Belt

Figure.10-1 packing method

33

Version 2.3

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

Issue Date:AUG.18.2009

Model No.: V420H1-L15

Approve

Sea / Land Transportation

(40ft Container)

Air Transportation

Figure.10-2 packing method

34

Version 2.3

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

11. MECHANICAL CHARACTERISTICS

www.panelook.com

Issue Date:AUG.18.2009

Model No.: V420H1-L15

Approve

ڻႝηިҽԖϦљ

CHI MEI

35

Version 2.3

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

Issue Date:AUG.18.2009

Model No.: V420H1-L15

Approve

ڻႝηިҽԖϦљ

CHI MEI

36

Version 2.3

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

Issue Date:AUG.18.2009

Model No.: V420H1-L15

Approve

ڻႝηިҽԖϦљ

CHI MEI

37

Version 2.3

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com