Item Specification Unit Note
Active Area 477.417 (H) x 268.416 (V) (21.6” diagonal) mm
Bezel Opening Area 481.5 (H) x 272.5 (V) mm
Driver Element a-si TFT active matrix - Pixel Number 1366 x R.G.B. x 768 pixel Pixel Pitch (Sub Pixel) 0.1165 (H) x 0.3495 (V) mm Pixel Arrangement RGB vertical stripe - Display Colors 16.7 millions color Display Operation Mode Transmissive mode / Normally White - Surface Treatment Hard coating (3H), AG (Haze 25%) - -
1.4 MECHANICAL SPECIFICATION
Item Min. Typ. Max. Unit Note
Horizontal(H) 500.5 501 501.5 mm -
Module Size
Vertical(V) 296.5 297 297.5 mm Depth(D) 13.1 13.6 14.1 mm To PCB cover
Weight - 2100 2150 g -
-
4
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1. 1
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
Issued Date: May. 17, 2010
Model No.: V216B1 – LE1
Preliminary
2. ABSOLUTE MAXIMUM RATINGS
2.1 ABSOLUTE RATINGS OF ENVIRONMENT
Value
Item
Storage Temperature T
Operating Ambient TemperatureT
Shock (Non-Operating)
Vibration (Non-Operating)
Note (1) Temperature and relative humidity range is shown in the figure below.
(a) 90% RH Max. (Ta
(b) Wet-bulb temperature should be 39
(c) No condensation.
Note (2) The maximum operating temperature is based on the test condition that the surface temperature of
display area is less than or equal to 65
chamber. Thermal management should be considered in final product design to prevent the surface
temperature of display area from being over 65
Љʳ 40 к).
Symbol
ST
OP
S
NOP
V
NOP
к Max. (Ta > 40 к).
Min.
-20 +60
0 +50
- 50 G (3), (5)
- 1.0 G (4), (5)
к with LCD module alone in a temperature controlled
к. The range of operating temperature may degrade
Max.
Unit
к
к
Note
(1)
(1), (2)
in case of improper thermal management in final product design.
Note (3) 11 ms, half-sine wave, 1 time for ± X, ± Y, ± Z.
Note (4) 10 ~ 200 Hz, 10 min, 1 time each X, Y, Z.
Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that
the module would not be twisted or bent by the fixture.
Relative Humidity (%RH)
100
90
80
60
Operating Range
40
2.2 PACKAGE STORAGE
When storing modules as spares for a long time,the following precaution is necessary.
(a)Do not leave the modulein high temperature, and high humidityfor a long time,Itis highlyrecommended to
store the module withtemperature from 0 to 35
(b)The module shall be stroed in dark place. Do not store the TFT-LCD modulein direct sunlight orfluorescent
20
10
Storage Range
кat normal humidity without condensation.
Temperature (
кккк
)
5
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
80 60 -20 40 0 20 -40
Version 1. 1
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
Issued Date: May. 17, 2010
Model No.: V216B1 – LE1
Preliminary
2.2 TFT LCD MODULE
Item Symbol
Power Supply Voltage Vcc -0.3 6.0 V
Input Signal Voltage VIN -0.3 3.6 V
Min. Max.
2.3 BACKLIGHT UNIT
Item Symbol
LED Forward Current Per
Input Pin
LED Reverse Voltage Per
Input Pin
LED Pulse Forward
Current Per Input Pin
Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation
should be restricted to the conditions described under Normal Operating Conditions.
0 40 60 mA
I
F
- - 70 V
V
R
- - 160 mA
I
FP
Min. Typ. Max.
Value
Value
Unit Note
(1)
Unit Note
(1), (2)
Duty=100%
Pulse Width
and Duty
Љ10msec.
Љ10%
Note (2) Specified values are for input pin of LED light bar at Ta=25±2
information).
к (Refer to 3.2 for further
6
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1. 1
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
Issued Date: May. 17, 2010
Model No.: V216B1 – LE1
Preliminary
3. ELECTRICAL CHARACTERISTICS
3.1 TFT LCD MODULE
Parameter Symbol
Power Supply Voltage VCC 4.5 5.0 5.5 V (1)
Rush Current I
Power Supply Current
Differential Input High
Threshold Voltage
LVDS
Interface
interface
Note (1) The module should be always operated within above ranges.
Differential Input Low
Threshold Voltage
Common Input Voltage V
Differential input voltage |VID| 200 - 600 mV
Terminating Resistor R
Input High Threshold Voltage VIH 2.7 - 3.3 V - CMOS
Input Low Threshold Voltage V
White - 0.40 - A
Black - 0.53 0.61 A
Vertical Stripe
Ta = 25 ± 2 к
Value
Min. Typ. Max.
- - 3.0 A (2)
RUSH
ICC
- 0.50 - A
+100 - - mV
V
LVT H
- - -100 mV
V
LVTL
1.0 1.2 1.4 V
LVC
- 100 - ohm
T
0 - 0.7 V -
IL
Unit Note
(3)
(4)
Note (2) Measurement Conditions:
7
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1. 1
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
Issued Date: May. 17, 2010
Model No.: V216B1 – LE1
Preliminary
Vcc rising time is 470us
+5V
0.9Vcc
0.1Vcc
GND
470us
8
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1. 1
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
Issued Date: May. 17, 2010
Model No.: V216B1 – LE1
Preliminary
Note (3) The specified power supply current is under the conditions at Vcc = 5 V, Ta = 25 ± 2 к, fv = 60 Hz,
whereas a power dissipation check pattern below is displayed.
a. White Pattern
Active Area
c. Vertical Stripe Pattern
b. Black Pattern
Active Area
Note (4) The LVDS input characteristics are as follows:
Active Area
9
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1. 1
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
Issued Date: May. 17, 2010
Model No.: V216B1 – LE1
Preliminary
3.2 BACKLIGHT UNIT
Parameter Symbol
LED Light Bar Input
Voltage Per Input Pin
LED Light Bar Current
Per Input Pin
LED Life Time L
Power Consumption PBL - 10.416 11,424 W
Note (1) LED light bar input voltage and current are measured by utilizing a true RMS multimeter as shown
below:
Note (2) P
= I
BL
PIN
Note (3) The lifetime of LED is defined as the time when LED packages continue to operate under the
conditions at Ta = 25 ±2
Min. Typ. Max.
39.2 43.4 47.6 V
V
PIN
0 40 60 mA
I
PIN
30000 - - Hrs (3)
LED
× V
× ( 6 ) input pins
PIN
ʳк and I= (20)mA (per chip) until the brightness becomes Љ 50% of its
Value
Ta = 25 ± 2 к
Unit Note
(1),
Duty=100%,
=40mA
I
PIN
(1), (2)
Duty=100%
(1)
Duty=100%,
=40mA
I
PIN
original value.
Power Supply
CMO Converter
With PWM
Function
V
PIN1, IPIN1
V
PIN(6), IPIN(6)
LED Backlight Module
Seriea:(14)
Parallel:(12)
10
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1. 1
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
Issued Date: May. 17, 2010
Model No.: V216B1 – LE1
4. BLOCK DIAGRAM OF INTERFACE
4.1 TFT LCD MODULE
RX0(+/-)
RX1(+/-)
RX2(+/-)
RX3(+/-)
RXCLK(+/-)
SELLVDS
Vcc (5V)
GND
(
Starconn 093G30-B0001A-G4 or
STM MSAKT2407P30H
INPUT CONNECTOR
DC/DC CONVERTER &
REFERENCE VOLTAGE
V/L
LAMP CONNECTOR
Converter (W/O)
(JST, BDAMR-02VAS-3)
TIMING
CONTROLLER
Preliminary
SCAN DRIVER IC
TFT LCD PANEL
(1366x3x768)
DATA DRIVER IC
BACKLIGHT UNIT
11
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1. 1
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
Issued Date: May. 17, 2010
Model No.: V216B1 – LE1
5. INPUT TERMINAL PIN ASSIGNMENT
5.1 TFT LCD MODULE INPUT
Pin No. Symbol Description Note
1 NC No connection (2)
2 NCNo connection (2)
3 NCNo connection (2)
4 GND Ground 5 RX0- Negative transmission data of pixel 0 6 RX0+ Positive transmission data of pixel 0 7 GND Ground 8 RX1- Negative transmission data of pixel 1 -
9 RX1+ Positive transmission data of pixel 1 10 GND Ground 11 RX2- Negative transmission data of pixel 2 12 RX2+ Positive transmission data of pixel 2 13 GND Ground 14 RXCLK- Negative of clock 15 RXCLK+ Positive of clock 16 GND Ground 17 RX3- Negative transmission data of pixel 3 18 RX3+ Positive transmission data of pixel 3 19 GND Ground 20 NC No connection (2)
21
22 NC No connection (2)
23 GND Ground 24 GND Ground 25 NC No connection (2)
26 VCC Power supply: +5V 27 VCC Power supply: +5V 28 VCC Power supply: +5V 29 VCC Power supply: +5V 30 VCC Power supply: +5V -
SELLVDS
(Default:VESA)
Preliminary
Select LVDS data format (3)
Note (1) Connector part no.: Starconn 093G30-B0001A-G4 or STM MSAKT2407P30H
LVDS connector pin orderdefined as follows
Note (2) Reserved for CMO internal use, please leave it open
Note (3) Low = Connect to GND: JEIDA Format, High = connect to +3.3V or Open : VESA Format.
Please refer to 5.2 LVDS INTERFACE
12
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1. 1
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
Issued Date: May. 17, 2010
Model No.: V216B1 – LE1
5.2 BACKLIGHT UNIT
The pin configuration for the housing and the leader wire is shown in the table below.
CN1: Entery, 7083K-F12N-00L
CN1
Pin Symbol Description
1 NC No connection
2 CH1 Light-bar Feedback Channel 1
3 CH2 Light-bar Feedback Channel 2
4 CH3 Light-bar Feedback Channel 3
5 NC No connection
6 V
7 VL LED Light-bar Input Power
8 NC No connection
9 CH4 Light-bar Feedback Channel 4
10 CH5 Light-bar Feedback Channel 5
11 CH6 Light-bar Feedback Channel 6
12 NC No connection
L
LED Light-bar Input Power
Preliminary
13
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1. 1
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
Issued Date: May. 17, 2010
Model No.: V216B1 – LE1
5.3 BLOCK DIAGRAM OF INTERFACE
R0-R7
-
-
Host
Graphics
Controller
LVDS Transmitter
THC63LVDM83A
(LVDF83A)
CN1
Rx0+
Rx0-
Rx1+
Rx1-
Rx2+
Rx2Rx3+
Rx3-
CLK+
CLK-
Preliminary
51
Ө
51
Ө
51Ө
51
Ө
51
Ө
100pF
51
Ө
51
Ө
100pF
51
Ө
51
Ө
51
Ө
100pF
100pF
100pF
LVDS Receiver
THC63LVDF84A
Rx
R0-R7
-
B0-B7
DCLK
Timing
Controller
R0~R7 : Pixel R Data
G0~G7 : Pixel G Data
B0~B7 : Pixel B Data
DE : Data enable signal
DCLK : Data clock signal
Note (1) The system must have the transmitter to drive the module.
Note (2) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it is
used differentially.
14
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1. 1
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
Issued Date: May. 17, 2010
Model No.: V216B1 – LE1
5.4 LVDS INTERFACE
VESA Format: SELLVDS = H or Open
JEIDA Format: SELLVDS = L
Preliminary
R0~R7: Pixel R Data (7; MSB, 0; LSB)
G0~G7: Pixel G Data (7; MSB, 0; LSB)
B0~B7: Pixel B Data (7; MSB, 0; LSB)
DE : Data enable signal
Note (1) RSVD (reserved) pins on the transmitter shall be “H” or (“L” or OPEN)
15
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1. 1
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
Issued Date: May. 17, 2010
Model No.: V216B1 – LE1
Preliminary
5.5 COLOR DATA INPUT ASSIGNMENT
The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for the color.
The higher the binary input, the brighter the color. The table below provides the assignment of the color versus