Item Specification Unit Note
Diagonal Size 558.68 mm
Active Area 473.76 (H) x 296.1 (V) mm
Bezel Opening Area 477.7 (H) x 300.1 (V) mm
Driver Element a-si TFT active matrix - -
Pixel Number 1680 x R.G.B. x 1050 pixel -
Pixel Pitch 0.282 (H) x 0.282 (V) mm Pixel Arrangement RGB vertical stripe - Display Colors 16.7M color Transmissive Mode Normally White - Surface Treatment Hard coating (3H), AG (Haz1 25%) - -
(1)
1.5 MECHANICAL SPECIFICATIONS
Item Min. Typ. Max. Unit Note
Horizontal(H) (493.2) (493.7) (494.2) mm
Module Size
Vertical(V) (319.6) (320.1) (320.6) mm
Depth(D) (16) (16.5) (17) mm
Weight - - (2550) g -
4 / 29
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
(1)
Version 0.0
www.panelook.com
Page 5
Global LCD Panel Exchange Center
Issued Date: Mar. 12, 2008
www.panelook.com
DOC No.:
Model No.: S220Z1-M02
Ten tative
Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.
2. ABSOLUTE MAXIMUM RATINGS
2.1 ABSOLUTE RATINGS OF ENVIRONMENT
Item Symbol
Storage Temperature TST -20 +60 ºC (1)
Operating Ambient Temperature TOP 0 +50 ºC (1), (2)
Shock (Non-Operating) S
Vibration (Non-Operating) V
LCD Cell Life Time L
Note (1) Temperature and relative humidity range is shown in the figure below.
- 50 G (3), (5)
NOP
- 1 G (4), (5)
NOP
50,000 - Hrs
CELL
Min. Max.
Value
Unit Note
MTBF
based
(a) 90 %RH Max. (Ta Љ 40 ºC).
(b) Wet-bulb temperature should be 39 ºC Max. (Ta > 40 ºC).
(c) No condensation.
Relative Humidity (%RH)
100
90
80
60
Operating Range
40
20
10
Storage Range
80 60 -20 40 0 20 -40
Temperature (ºC)
Note (2) The temperature of panel display surface area should be 0 ºC Min. and 60 ºC Max.
Note (3) 11ms, half sine wave, 1 time for ± X, ± Y, ± Z.
Note (4) 10 ~ 300 Hz, 10min/cycle, 3 cycles each X, Y, Z.
Note (5) Upon the Vibration and Shock tests, the fixture used to hold the module must be firm and rigid
enough to prevent the module from twisting or bending by the fixture.
5 / 29
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 0.0
www.panelook.com
Page 6
Global LCD Panel Exchange Center
Issued Date: Mar. 12, 2008
www.panelook.com
DOC No.:
Model No.: S220Z1-M02
Ten tative
2.2 ELECTRICAL ABSOLUTE RATINGS
2.2.1 TFT LCD MODULE
Item Symbol
Power Supply Voltage for
LCD
Logic Input Voltage
Logic Input Voltage
Min. Max.
Vin
V5A
VDD
Value
Unit Note
V
V
V
(1)
Item Symbol
Power Supply Voltage Vcc -0.3 +5.5 V
Logic Input Voltage VIN -0.3 +4.3 V
Min. Max.
Value
Unit Note
(1)
2.2.2 BACKLIGHT UNIT
Item Symbol
Lamp Voltage V
Lamp Current IL 3.0 8.0 mA
Lamp Frequency FL 40 80 KHz
Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation
should be restricted to the conditions described under Normal Operating Conditions.
Note (2) Specified values are for lamp (Refer to 3.2 for further information).
L
Min. Max.
Value
- 2.5K V
Unit Note
(1), (2), IL = 7.0mA
RMS
RMS
(1), (2)
6 / 29
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 0.0
www.panelook.com
Page 7
Global LCD Panel Exchange Center
Issued Date: Mar. 12, 2008
www.panelook.com
DOC No.:
Model No.: S220Z1-M02
Ten tative
3. ELECTRICAL CHARACTERISTICS
3.1 TFT LCD MODULE
Parameter SYMBOL
Power Supply Voltage for LCD Vin 12.42 13.8 15.18 V
Power Supply Current for LCD Iin 300 mA
Logic Input Voltage V5A 4.75 5 5.25 V
Logic Input Current I5A 0.5 A
Driver Logic Input Voltage VDD 3.135 3.3 3.465 V
Driver Logic Input Current IDD 60 mA
Differential Impendence Zm 100
High VIH 0.8VDD - VDD V Logic Input Voltage
Low VIL 0 - VDD V
LCD Inrush Current Irush 3 A
Power Consumption P5 W
High 2.5 3.3 V MAX=3.6 is okPANE L On
Low
High 2.5 3.3 V MAX=3.6 is okDCDC On
Low
High VCOM_PWM2.5 V MAX=5.45 is okVCOM PWM
Low 0.6 V
VCOM PWM Frequency VCOM_PWM27 KHz Adjustable Duty
Ta = 25 ± 2 ºC
Parameter Symbol
Power Supply Voltage Vcc 4.5 5.0 5.5 V Ripple Voltage VRP - -- 250 mV Rush Current I
White - 630 819 mA (3)a
Power Supply Current
LVDS differential input voltage Vid 200 - 600 mV
LVDS common input voltage Vic -- 1.2 -- V
Above all conditions are VDD=5.0V, all black pattern at 75HZ.
Black - 1170 1521 mA (3)b
= 75Hz,
f
V
Vcc=4.5V
PANEL_ON
DCDC_ ON
Ta = 25 ± 2 ºC
Value
MIN TYP MAX
0.6 V
0.6 V
Value
Min. Typ. Max.
- -- 3 A (2)
RUSH
lcc
- 1330 1729 mA (4)
UNITNote
Ө
(2)
Cycle
Unit Note
Note (1) The module should be always operated within above ranges.
Note (2) Measurement Conditions:
7 / 29
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 0.0
www.panelook.com
Page 8
Global LCD Panel Exchange Center
www.panelook.com
DOC No.:
Issued Date: Mar. 12, 2008
Model No.: S220Z1-M02
Ten tative
(High to Low)
(Control Signal)
SW
+12V
+5.0V
R1
47K
R2
1K
47K
VR1
C1
1uF
Q1 2SK1475
C2
0.01uF
Q2
2SK1470
FUSE
C3
1uF
Vcc
(LCD Module Input)
Vcc rising time is 470s
+5.0V
0.9Vcc
0.1Vcc
GND
470s
Note (3) The specified power supply current is under the conditions at Vcc = 5.0 V, Ta = 25 ± 2 ºC, fv = 60
Hz, whereas a power dissipation check pattern below is displayed.
a. White Pattern
b. Black Pattern
Active Area
Active Area
8 / 29
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 0.0
www.panelook.com
Page 9
Global LCD Panel Exchange Center
Issued Date: Mar. 12, 2008
www.panelook.com
DOC No.:
Model No.: S220Z1-M02
Ten tative
c. Vertical Stripe Pattern
R
R
B
R
B
RR
Active Area
Note (3) The specified power supply current is under the conditions at Vcc = 5.0 V, Ta = 25 ± 2 ºC, fv = 60
Hz, whereas a power dissipation check pattern below is displayed.
a. White Pattern
b. Black Pattern
G
G
G
G
B
B
B
B
R
R
R
G
G
G
G
B
B
B
B
R
R
Active Area
Note (4) The specified power supply current is under the conditions at Vcc = 4.5 V, Ta = 25 ± 2 ºC, f
Hz, whereas a power dissipation check pattern (Black Pattern) below is displayed.
Black Pattern
Active Area
Active Area
= 75
v
9 / 29
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 0.0
www.panelook.com
Page 10
Global LCD Panel Exchange Center
www.panelook.com
DOC No.:
Issued Date: Mar. 12, 2008
Model No.: S220Z1-M02
Ten tative
3.2 BACKLIGHT UNIT
Parameter Symbol
Min. Typ. Max.
Lamp Input Voltage VL 738 820 902 V
Lamp Current IL 3 7.0 8 mA
Lamp Turn On VoltageV
S
- -
- -
Value
1560(25к)
1800(0к)
Ta = 25 ± 2 ºC
Unit Note
IL = 7.0 mA
RMS
RMS
V
(2)
RMS
V
(2)
RMS
(1)
Operating Frequency FL 40 6080 KHz (3)
Lamp Life Time LBL 50000 - - Hrs (5), IL = 7.0 mA
Power Consumption PL - 22.96 - W (4), IL = 7.0 mA
Note (1) Lamp current is measured by utilizing high frequency current meters as shown below:
HV (Pink)
LV (White)
LCD
HV (Blue)
LV (Black)
1
2
A
Inverter
A
Current Meter
YOKOGAWA 2016
1
2
A
Note (2) The voltage that must be larger than Vs should be applied to the lamp for more than 1 second
after startup. Otherwise the lamp may not be turned on.
Note (3) The lamp frequency may produce interference with horizontal synchronous frequency from the
display, and this may cause line flow on the display. In order to avoid interference, the lamp
frequency should be detached from the horizontal synchronous frequency and its harmonics as far
as possible.
Note (4) P
= ILVL 4 CCFLs
L
Note (5) The lifetime of lamp can be defined as the time in which it continues to operate under the condition
Ta = 25 2
o
C and IL = 7.0 mA rms until one of the following events occurs:
(a) When the brightness becomes or lower than 50% of its original value.
(b) When the effective ignition length becomes or lower than 80% of its original value. (Effective
ignition length is defined as an area that has less than 70% brightness compared to the
brightness in the center point.)
Note (6) The waveform of the voltage output of inverter must be area-symmetric and the design of the
inverter must have specifications for the modularized lamp. The performance of the Backlight,
such as lifetime or brightness, is greatly influenced by the characteristics of the DC-AC inverter for
the lamp. All the parameters of an inverter should be carefully designed to avoid producing too
much current leakage from high voltage output of the inverter. When designing or ordering the
inverter please make sure that a poor lighting caused by the mismatch of the Backlight and the
inverter (miss-lighting, flicker, etc.) never occurs. If the above situation is confirmed, the module
should be operated in the same manners when it is installed in your instrument.
10 / 29
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 0.0
www.panelook.com
Page 11
Global LCD Panel Exchange Center
www.panelook.com
DOC No.:
Issued Date: Mar. 12, 2008
Model No.: S220Z1-M02
Ten tative
The output of the inverter must have symmetrical (negative and positive) voltage waveform and
symmetrical current waveform.(Unsymmetrical ratio is less than 10%) Please do not use the inverter
which has unsymmetrical voltage and unsymmetrical current and spike wave. Lamp frequency may
produce interface with horizontal synchronous frequency and as a result this may cause beat on the
display. Therefore lamp frequency shall be as away possible from the horizontal synchronous
frequency and from its harmonics in order to prevent interference.
Requirements for a system inverter design, which is intended to have a better display performance, a
better power efficiency and a more reliable lamp. It shall help increase the lamp lifetime and reduce its
leakage current.
a. The asymmetry rate of the inverter waveform should be 10% below;
b. The distortion rate of the waveform should be within Ѕ2 ± 10%;
c. The ideal sine wave form shall be symmetric in positive and negative polarities.
* Asymmetry rate:
I
p
I
-p
| I
– I –p | / I
p
* Distortion rate
I
(or I –p) / I
p
rms
rms
* 100%
11 / 29
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 0.0
www.panelook.com
Page 12
Global LCD Panel Exchange Center
R
www.panelook.com
DOC No.:
Issued Date: Mar. 12, 2008
Model No.: S220Z1-M02
Ten tative
4. BLOCK DIAGRAM
4.1 TFT LCD MODULE
RXO0(+/-)
RXO1(+/-)
RXO2(+/-)
RXO3(+/-)
RXOC(+/-)
RXE0(+/-)
RXE1(+/-)
RXE2(+/-)
RXE3(+/-)
RXEC(+/-)
AGMODE
Vcc
GND
(STARCONN 093G30-B0001A)
LVDS INPUT /
INPUT CONNECTOR
TIMING CONTROLLER
DC/DC CONVERTER &
REFERENCE VOLTAGE
SCAN DRIVER IC
TFT LCD PANEL
(1680x3x1050)
DATA DRIVER IC
V
L
LAMP CONNECTO
(YEONHO 35001HS-02L)
4.2 BACKLIGHT UNIT
BACKLIGHT UNIT
1 HV(Pink)
2 LV(White)
1 HV(Blue)
2 LV(Black)
1 HV(Pink)
2 LV(White)
1 HV(Blue)
Note: On the same side, the same-polarity lamp voltage design for lamps is recommended
12 / 29
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
2 LV(Black)
Version 0.0
www.panelook.com
Page 13
Global LCD Panel Exchange Center
Issued Date: Mar. 12, 2008
www.panelook.com
DOC No.:
Model No.: S220Z1-M02
Ten tative
5. INPUT TERMINAL PIN ASSIGNMENT
5.1 TFT LCD MODULE
(1)CN1 (Panel Interface)
Pin Name Description
1 Vin Driver Power Input Voltage
2 Vin Driver Power Input Voltage
3 V5A
4 PANEL_ON
5 DCDC_ON
6 VCM_PWM
7 GVOFF Gate driver high voltage switch timing control.
8 NC No connect
input is “H”, VDD will be to driver.
This pin is used to control the PWM IC. When
enable PWM IC.
This pin is used to generate common voltage for panel. Adjust pulse
width could be changed common voltage.
Logic Input Voltage VDD
DCDC_ON
input is “H”, it
. When
13 / 29
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 0.0
www.panelook.com
Page 14
Global LCD Panel Exchange Center
Issued Date: Mar. 12, 2008
www.panelook.com
DOC No.:
Model No.: S220Z1-M02
Ten tative
(2)CN1 (Panel Interface)
Pin Name Description
1 VDD Driver Logic Input Voltage
2 VDD Driver Logic Input Voltage
When /XAO input pin is low, all the Gate driver output pins are forced to
VGH level. Note that this pin has higher priority than OE.
Gate driver start pulse is read at the rising edge of CKV and a scan
signal is output from the gate driver output pin.
Gate driver shift clock
This pin is used to control the Gate driver output. When OE input is “H”,
gate driver output is fixed to VGL level regardless CKV.
Data driver polarity inverting input
The contents of the data driver register are transferred to the latch circuit
at the rising edge of STB. Then the gray scale voltage is output from the
device at the falling edge of STB.
14 / 29
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 0.0
www.panelook.com
Page 15
Global LCD Panel Exchange Center
Issued Date: Mar. 12, 2008
www.panelook.com
DOC No.:
Model No.: S220Z1-M02
Ten tative
Pin Name Description
1 RXO0- Negative LVDS differential data input. Channel O0 (odd)
2 RXO0+ Positive LVDS differential data input. Channel O0 (odd)
3 RXO1- Negative LVDS differential data input. Channel O1 (odd)
4 RXO1+ Positive LVDS differential data input. Channel O1 (odd)
5 RXO2- Negative LVDS differential data input. Channel O2 (odd)
6 RXO2+ Positive LVDS differential data input. Channel O2 (odd)
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 0.0
www.panelook.com
Page 17
Global LCD Panel Exchange Center
Issued Date: Mar. 12, 2008
www.panelook.com
DOC No.:
Model No.: S220Z1-M02
Ten tative
Red(0) / Dark
Gray
Scale
Of
Red
Gray
Scale
Of
Green
Gray
Scale
Of
Blue
Note (1) 0: Low Level Voltage, 1: High Level Voltage
Red(1)
Red(2)
:
:
Red(253)
Red(254)
Red(255)
Green(0) / Dark
Green(1)
Green(2)
:
:
Green(253)
Green(254)
Green(255)
Blue(0) / Dark
Blue(1)
Blue(2)
:
:
Blue(253)
Blue(254)
Blue(255)
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
:
:
:
:
:
:
:
:
:
:
:
:
:
:
1
1
1
1
1
1
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
:
:
:
:
:
:
:
:
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
:
:
:
:
:
:
:
:
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
:
:
:
:
:
:
0
1
1
1
1
1
0
1
1
1
1
1
0
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
:
:
:
:
:
:
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
:
:
:
:
1
0
1
1
1
1
0
0
0
0
0
0
:
:
:
:
0
0
0
0
0
0
0
0
0
0
:
:
0
0
0
0
1
0
:
:
1
0
1
0
0
0
:
:
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
1
0
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
1
1
1
1
1
1
0
1
1
1
1
1
1
1
1
1
1
1
0
1
1
1
1
1
17 / 29
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 0.0
www.panelook.com
Page 18
Global LCD Panel Exchange Center
www.panelook.com
DOC No.:
Issued Date: Mar. 12, 2008
Model No.: S220Z1-M02
Ten tative
6. INTERFACE TIMING
6.1 INPUT SIGNAL TIMING SPECIFICATIONS
FCKP-FCKN/
BCKP-BCKN
FSTHI/BSTHI
BR0P-BR0N
D00
D01
D00
FR0P-FR0N
D01 D00
D01 D00 D01
BR1P-BR1N
FR1P-FR1N
BR2P-BR2N
FR2P-FR2N
BG0P-BG0N
FG0P-FG0N
BG1P-BG1N
FG1P-FG1N
BG2P-BG2N
FG2P-FG2N
BB0P-BB0N
FB0P-FB0N
BB0P-BB0N
FB0P-FB0N
D02
D04
D10
D12
D14
D20
D22
D03
D05
D11
D13
D15
D21
D23
D02
D04
D10
D12
D14
D20
D22
D03 D02
D05 D04
D11 D10
D13 D12
D15 D14
D21 D20
D23 D22
D03 D02 D03
D05 D04 D05
D11 D10 D11
D13 D12 D13
D15 D14 D15
D21 D20 D21
D23 D22 D23
BB0P-BB0N
FB0P-FB0N
1st Data
D25 D24
2nd Data
D25 D24 D25
3rd Data
D24
D25
D24
18 / 29
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 0.0
www.panelook.com
Page 19
Global LCD Panel Exchange Center
www.panelook.com
DOC No.:
Issued Date: Mar. 12, 2008
Model No.: S220Z1-M02
Ten tative
6.2 POWER ON/OFF SEQUENCE
To prevent a latch-up or DC operation of LCD module, the power on/off sequence should be as the
diagram below.
Parameter Symbol Condition
Panel On to DC/DC On t
DC/DC On to RSDS Data t
RSDS Data to BL_On t
RSDS Data Off to Panel Offt
ˣ˴˸˿ʳˢ
˗˖˂˗˖ʳˢ
˧˶
˕˟˲ˢˡ
Spec
Min.Typ.Max.
1
2
3
4
- 10 - -
- 40 50 60
- 100 200 -
- 80 100 120
Unit
mS
˄
˅
ˆ
ˇ
6.1 INPUT SIGNAL TIMING SPECIFICATIONS
The input signal timing specifications are shown as the following table and timing diagram.
Signal Item SymbolMin. Typ. Max. Unit Note
Frequency Fc 50 59.5 82 MHz-
LVDS Clock
LVDS Data
Vertical Active Display Term
Horizontal Active Display Term
NoteΚ(1) Because this module is operated by DE only mode, Hsync and Vsync input signals should be set
Period Tc 13.4 16.8 - ns
High Time Tch - 4/7 - Tc Low Time Tcl - 3/7 - Tc Setup Time Tlvs 600 - - ps Hold Time Tlvh 600 - - ps Frame RateFr 50 60 76 Hz Tv=Tvd+Tvb
Total Tv 1060 1080 1195 Th Display Tvd 1050 1050 1050 Th Blank Tvb Tv-Tvd30 Tv-TvdTh Total Th 890 920 1000 Tc Th=Thd+Thb
Display Thd 840 840 840 Tc Blank Thb Th-Thd80 Th-ThdTc -
to low logic level or ground. Otherwise, this module would operate abnormally.
19 / 29
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 0.0
www.panelook.com
Page 20
Global LCD Panel Exchange Center
Issued Date: Mar. 12, 2008
www.panelook.com
DOC No.:
Model No.: S220Z1-M02
Ten tative
INPUT SIGNAL TIMING DIAGRAM
20 / 29
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 0.0
www.panelook.com
Page 21
Global LCD Panel Exchange Center
www.panelook.com
DOC No.:
Issued Date: Mar. 12, 2008
Model No.: S220Z1-M02
Ten tative
6.2 POWER ON/OFF SEQUENCE
To prevent a latch-up or DC operation of LCD module, the power on/off sequence should follow the
conditions shown in the following diagram.
CC
Power Supply
0.9 V
0.9 V
CC
V
0.5 ms T1 10 ms
0 T
0 T
500ms T
2
50 ms
3
50 ms
CC
0V
4
Signals
0V
Backlight (Recommended)
450ms
T
90msT
5
6
0.1V
CC
T
1
T
2
Power On
50%
T
5
Power ON/OFF Sequence
VALI D
50%
T
6
T
3
Power Off
0.1V
DD
T
4
Note.
(1) The supply voltage of the external system for the module input should be the same as the definition of Vcc.
(2) Please apply the lamp voltage within the LCD operation range. When the backlight turns on before the LCD
operation of the LCD turns off, the display may, instantly, function abnormally.
(3) In case of
VCC
= off level, please keep the level of input signals on the low or keep a high impedance.
(4) T4 should be measured after the module has been fully discharged between power on/off periods.
(5) Interface signal shall not be kept at high impedance when the power is on.
21 / 29
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 0.0
www.panelook.com
Page 22
Global LCD Panel Exchange Center
www.panelook.com
DOC No.:
Issued Date: Mar. 12, 2008
Model No.: S220Z1-M02
Ten tative
7. Driver DC Characteristics
7.1 RSDS CHARACTERISTICS
(Ta = - 10 to +85 °C, VDD = 2.3 to 3.6 V, VDDA = 8. 0 to 13.5 V, VSSD = VSSA = 0V)
Parameter SymbolCondition Min. Typ.Max. Unit
RSDS high input
voltage
RSDS low input voltage V
RSDS common mode
input voltage range
RSDS input leakage
current
V
DIFFRSDS
DIFFRSDS
V
CMRSDS
V
V
V
CMRSDS
CMRSDS
DIFFRSDS
= + 1.2 V
= + 1.2 V
= + 200 mV
IDL DxxP, DxxN, CLKP, CLKN-10 - 10 µA
(1)
(1)
(2)
VSSD + 0.1- VDDD - 1.2V
100200-
- -200- 100
mV
Note: (1) V
(2) V
CLKP-CLKN
CMRSDS
= (VCLKP + VCLKN) / 2 or V
DIFFRSDS
= VCLKP - VCLKN or V
CLKN
CLKP
DIFFRSDS
V
DIFFRSDS
V
DIFFRSDS
CMRSDS
= (VDxxP + VDxxN) / 2
= VDxxP – VDxxN
V
DIFFRSDS
V
DIFFRSDS
V
CMRSDS
GND
0V
22 / 29
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 0.0
www.panelook.com
Page 23
Global LCD Panel Exchange Center
Issued Date: Mar. 12, 2008
www.panelook.com
DOC No.:
Model No.: S220Z1-M02
Ten tative
7.2 Electrical Characteristics (VSSD=VSSA=0V)
Parameter SymbolCondition
RSDS input “Low”
Voltage
RSDS input “High”
Voltage
RSDS reference
voltage
Input “Low” voltage V
Input “High” voltage V
V
DIFFRSDS
V
DIFFRSDS
V
CMRSDS
DX[2:0]P,DX[2:0]N,
IL
IH
EIO1,EIO2,DIR,TP1,
Input leak current IL
Supply current
(In operation mode)
Supply current
(In stand-by mode)
Supply current
(In operation mode)
Supply current
(In stand-by mode)
Output current
Output Voltage
range
Output Voltage
deviation
Gamma impedanceRr
I
VDDD=3.6V - TBD
CCD1
I
VDDD=3.6V - TBD TBD mA
CCD2
I
VDDA=13.5V - TBD
CCA1
I
VDDA=13.5V - TBD TBD mA
CCA2
I
VOH
I
VOL
Vout=Vӫ1-1V
Vout=Vӫ10+1V
Vout OUT1~OUT432 VSSA+0.1
Vcho-dev
VDDA=13.5V
Dxx=0 to 63 Gray
Vӫ1~Vӫ5,Vӫ6~Vӫ10
CLKP,CLKN
POL
Spec
Min. Typ. Max.
Unit
- -200 - mV
- 200 - mV
VSSD+0.1 1.2 VDDD-1.2V
GND - 0.2VDDDµA
0.8VDDD- VDDD µA
- - 10 µA
(1)
TBD
TBD
(1)(2)
mA
mA
- - -100 µA
- - 100 µA
-
-
0.5Typ 168201.5Typ
VDDA-0.1V
510
mV
Ө
Note:
(1) Test condition: TP1= 20µs, CLK =54MHz, data pattern =1010….checkerboard pattern, Ta=25
(2) No load condition
к
23 / 29
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 0.0
www.panelook.com
Page 24
Global LCD Panel Exchange Center
)
)
%
%
Issued Date: Mar. 12, 2008
www.panelook.com
DOC No.:
Model No.: S220Z1-M02
Ten tative
8.Driver AC Characteristics
Parameter SymbolCondition
Clock pulse width t
Clock pulse low period t
Clock pulse high period t
Data setup time t
Data hold time t
Start pulse setup time t
Start pulse hold time t
Last data CLK to TP1 high
TP1 high to EIOn high t
POL to TP1 setup time t
TP1 to POL hold time t
CLK
CLK(L)
CLK(H)
SETUP1
HOLD1
SETUP2
HOLD2
t
TP1(H)
t
LAST
NEXT
POL-TP1
TP1-POL
Min.Typ.Max.
- 11 - - ns
- 5 - - ns
- 5 - - ns
- 2 - - ns
- 0 - - ns
- 1 - - ns
- 2 - - ns
- 1 - - CLKPTP1 high period
- 0 - - CLKP
- 6 - - CLKP
POL toggle to TP1 rising3 - - ns
TP1 falling to POL toggle2 - - ns
Spec
Unit
CLKP-CLKN
(RSDS)
D**P – D**N
(RSDS)
BSTHI
D**P – D**N
(RSDS)
CLKP-CLKN
t
CLK
t
LAST-2
t
CLK(L
t
HOLD2
LAST-1
EvenOddEven
t
CLK(H
LAST
Even
t
Odd
t
LAST
t
t
t
Invalid
80
20%
STB
t
t
-
t
TP1- POL
POL
24 / 29
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
20
80%
Version 0.0
www.panelook.com
Page 25
Global LCD Panel Exchange Center
Issued Date: Mar. 12, 2008
www.panelook.com
DOC No.:
Model No.: S220Z1-M02
Ten tative
9.Vertical Timing
Parameter Symbol Condition
CKV period t
CKV pulse width t
OE pulse width t
/XAO pulse width t
Data setup time t
Data hold time t
OE to CKV time t
STB to CKV t
STB Pulse Width t
CKV to GVOFF t
GVOFF Pulse width t
Note 1:GVOFF,OE,STB frequency same as CKV
Note 2:Width of OE pulse should be according to vertical frequency.
Ex:2.4 µs with 75Hz V-Sync ; 3.0µs with 60Hz V-Sync.
Note 3 : GVOff is used to make 3-step wave form to avoid V-Through on panel.
Note 4 : OE is used to control VGH_P output to panel. When OE is “H” , VGH_P output to panel is fixed to
“L” regardless CKV.
CKV
, t
CKVH
CKVL
OE
WXAO
SU
HD
OE-CKV
STB-CKV
STB
CKV -GVOFF
GVOFF
50% duty cycle2.5 - - µs
-0.5 µs
- 5 - - µs
- 1 - 3.5 µs Note2
- 6 - - µs
- 700 - - ns
-
0.5 µs
0 0 0 µs
0.5 µs
12.8 µs Note1
Min.Typ.Max.
700 - - ns
Spec
Unit Remark
˖˞˩
˦˧˩
ˢ˘
˦˧˕
˚˩ˢ˙˙
˦˨
ˢ˘ˀ˖˞˩
ˢ˘
˛˗
˦˧˕ˀ˖˞˩
˖˞˩ˀ˚˩ˢ˙˙
˖˞˩
˚˩ˢ˙˙
˖˞˩˛˖˞˩˟
ˈ˃ʸ
ˈ˃ʸ
ˈ˃ʸ
25 / 29
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 0.0
www.panelook.com
Page 26
Global LCD Panel Exchange Center
www.panelook.com
DOC No.:
Issued Date: Mar. 12, 2008
Model No.: S220Z1-M02
Ten tative
10. OPTICAL CHARACTERISTICS
10.1 TEST CONDITIONS
Item Symbol Value Unit
Ambient Temperature Ta
Ambient Humidity Ha
Supply Voltage V
CC
252
5010
5.0 V
Input Signal According to typical value in "3. ELECTRICAL CHARACTERISTICS"
Inverter Current I
Inverter Driving Frequency F
L
L
7.0 mA
61KHz
Inverter Darfon VK.13165.101
10.2 OPTICAL SPECIFICATIONS
The relative measurement methods of optical characteristics are shown in 7.2. The following items should
be measured under the test conditions described in 7.1 and stable environment shown in Note (6).
Item SymbolCondition Min. Typ. Max. UnitNote
0.649
0.335
0.283
0.605
0.151
0.073
0.313
0.329
Typ +
0.03
Color
Chromaticity
Red
Green
Blue
White
Rx
Ry
Gx
Gy
Bx
By
Wx
Wy
=0, Y=0
x
CS-1000T
R=G=B=255
Grayscale
Typ –
0.03
o
C
%RH
(1), (5)
Center Luminance of White L
C
250 300 --- cd/m2(4), (5)
Contrast Ratio CR 700 1000--- - (2), (6)
Response Time
White Variation
Viewing Angle
Horizontal
Vertical
T
R
T
F
W
x+
-
x
Y+
-
Y
x=0, Y=0
=0, Y=0
x
CR>10
--- 1.3 2.2 ms
--- 3.7 5.8 ms
--- 1.3 1.42 - (5), (6)
75
75
70
70
85 --85
80
80
---
---
---
Deg.(1), (5)
Note (1) Definition of Viewing Angle (x, y):
(3)
26 / 29
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 0.0
www.panelook.com
Page 27
Global LCD Panel Exchange Center
T
www.panelook.com
DOC No.:
Issued Date: Mar. 12, 2008
Model No.: S220Z1-M02
Ten tative
Normal
x = y = 0º
y-y
X- = 90º
x-
x
6 o’clock
y- = 90º
y-
Note (2) Definition of Contrast Ratio (CR):
The contrast ratio can be calculated by the following expression.
Contrast Ratio (CR) = L255 / L0
L255: Luminance of gray level 255
L 0: Luminance of gray level 0
CR = CR (5)
CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (6).
x
12 o’clock direction
y+
y+ = 90º
x+
X+ = 90º
Note (3) Definition of Response Time (T
Gray Level
100%
90%
Optical
Response
10%
0%
255
66.67ms
R
T
R
, TF):
Gray Level 0
27 / 29
T
F
66.67m
Gray Level
255
ime
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 0.0
www.panelook.com
Page 28
Global LCD Panel Exchange Center
www.panelook.com
DOC No.:
Issued Date: Mar. 12, 2008
Model No.: S220Z1-M02
Ten tative
Note (4) Definition of Luminance of White (LC):
Measure the luminance of gray level 255 at center point
= L (5)
L
C
L (x) is corresponding to the luminance of the point X at Figure in Note (6).
Note (5) Measurement Setup:
The LCD module should be stabilized at given temperature for 20 minutes to avoid abrupt
temperature change during measuring. In order to stabilize the luminance, the measurement
should be executed after lighting Backlight for 20 minutes in a windless room.
LCD Module
LCD Panel
USB2000
Field of View = 2º
Center of the Screen
Note (6) Definition of White Variation (W):
Measure the luminance of gray level 255 at 9 points
W = Maximum [L (1) ~ L (9)] / Minimum [L (1) ~ L (9)]
D/10 D/2
Horizontal Line
CS-1000T
Light Shield Room
(Ambient Luminance < 2 lux)
D
D/10
1 3
4
2
: Test Point
5
6
X
X=1 to 9
W
W/10
W/2
Vertical Line
W/10
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
7
8
9
Active Area
28 / 29
Version 0.0
www.panelook.com
Page 29
Global LCD Panel Exchange Center
Issued Date: Mar. 12, 2008
www.panelook.com
DOC No.:
Model No.: S220Z1-M02
Ten tative
11. PACKAGING
11.1 PACKING SPECIFICATIONS
(1) 6 LCD modules / 1 Box
(2) Box dimensions: 595(L) X 330 (W) X 440 (H) mm
(3) Weight: 17.3 Kg (6 modules per box)
11.2 PACKING METHOD
(1) Carton Packing should have no failure in the following reliability test items.
Test Item Test Conditions Note
ISTA STANDARD
Random, Frequency Range: 1 – 200 Hz
Vibration
Dropping Test 1 Angle, 3 Edge, 6 Face, 60cm Non Operation
Top & Bottom: 30 minutes (+Z), 10 min (-Z),
Right & Left: 10 minutes (X)
Back & Forth 10 minutes (Y)
Non Operation
Figure. 8-1 Packing method
29 / 29
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 0.0
www.panelook.com
Page 30
Global LCD Panel Exchange Center
Issued Date: Mar. 12, 2008
www.panelook.com
DOC No.:
Model No.: S220Z1-M02
Ten tative
For ocean shipping
For air transport
Figure. 8-2 Packing method
Figure. 8-3 Packing method
30 / 29
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 0.0
www.panelook.com
Page 31
Global LCD Panel Exchange Center
Issued Date: Mar. 12, 2008
www.panelook.com
DOC No.:
Model No.: S220Z1-M02
Ten tative
12. DEFINITION OF LABELS
12.1 CMO MODULE LABEL
The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.
(a) Model Name: M220Z1-L03
(b) Revision: Rev. XX, for example: A0, A1… B1, B2… or C1, C2…etc.
(c) CMO barcode definition:
Serial ID: XX
CodeMeaning Description
XX CMO internal use XX Revision Cover all the change
X CMO internal use -
XX CMO internal use -
YMD
L Product line # Line 1=1, Line 2=2, Line 3=3, …
NNNNSerial number Manufacturing sequence of product
(d) Customer’s barcode definition:
Serial ID: CM
CodeMeaning Description
CM Supplier code CMO=CM
22Z13Model number M220Z1-L03=22Z13
X
X Source driver IC code
X Gate driver IC code
XX Cell location Tainan, Taiwan=TN
L Cell line # 1~12=0~C
XX Module location Tainan, Taiwan=TN; Ningbo China=NP
L Module line # 1~12=0~C
YMD
NNNNSerial number By LCD supplier
-XX-X-XX-YMD-L-NNNN
Year, month, day Year: 2001=1, 2002=2, 2003=3, 2004=4…
Month: 1~12=1, 2, 3, ~, 9, A, B, C
Day: 1~31=1, 2, 3, ~, 9, A, B, C, ~, W, X, Y, exclude I, O, and U.