CMO R213T3-L01 Specification
Global LCD Panel Exchange Center
ಖᙕ
ՠ܂
ᐉு
ߡۥ
ދป
MODEL NO.: R213T3
www.panelook.com
PRODUCT SPECIFICATION
Doc. Number:
ϭ Tentative Specification
ϭ Preliminary Specification
Ϯ Approval Specification
SUFFIX: L01
Customer:
APPROVED BY SIGNATURE
Name / Title
Note
Please return 1 copy for your confirmation with your
signature and comments.
ʳ
2010-10-28
13:04:44 ʳ
Version 2.1 13 October 2010 1 / 36
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
ʳ
APPL
ขጥຝʳ
ʳ
്ʳ
ʳ
Directorʳ Acceptʳ
ʳ
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
PRODUCT SPECIFICATION
CONTENTS
1. GENERAL DESCRIPTION ......................................................................................................5
1.1 OVERVIEW .......................................................................................................................5
1.2 FEATURES........................................................................................................................5
1.3 GENERAL SPECIFICATIONS ...........................................................................................5
2. MECHANICAL SPECIFICATIONS .......................................................................................... 5
3. ABSOLUTE MAXIMUM RATINGS .......................................................................................... 6
3.1 ABSOLUTE RATINGS OF ENVIRONMENT ...................................................................... 6
3.2 ELECTRICAL ABSOLUTE RATINGS ................................................................................7
3.2.1 TFT LCD MODULE .................................................................................................... 7
3.2.2 BACKLIGHT UNIT...................................................................................................... 7
4. ELECTRICAL SPECIFICATIONS ............................................................................................ 8
4.1 FUNCTION BLOCK DIAGRAM .........................................................................................8
4.1 FUNCTION BLOCK DIAGRAM .........................................................................................8
4.2. INPUT INTERFACE CONNECTIONS...............................................................................8
4.2.1 J1 (MASTER) : LEFT SIDE(FRONT VIEW) ............................................................... 8
4.2.2 J2(SLAVE) : RIGHT SIDE(FRONT VIEW).................................................................. 9
4.2.3 DC INPUT PIN ASSIGNMENT ..................................................................................11
4.2.4 EDID INTERFACE INTERFACE PIN ASSIGNMENT ................................................11
4.3 ELECTRICAL CHARACTERISTICS............................................................................ 12
4.3.1 LCD ELETRONICS SPECIFICATION ...................................................................... 12
4.3.2 Vcc Power Dip Condition.......................................................................................... 14
4.3.3 BACKLIGHT UNIT.................................................................................................... 14
4.3.4 INVERTER ELECTRICAL CHARATERISTIC........................................................... 15
4.3.4 INVERTER ELECTRICAL CHARATERISTIC........................................................... 16
4.3.5 INVERTER INPUT SIGNAL ..................................................................................... 16
4.4 LVDS INPUT SIGNAL SPECIFICATIONS ....................................................................... 18
4.4.1 LVDS DATA INPUT DATA ORDER (MASTER)......................................................... 18
4.4.2 LVDS DATA INPUT DAT ORDER (SLAVE) .............................................................. 18
4.4.3 PIXEL FORMAT IMAGE ........................................................................................... 19
4.4.4 COLOR DATA INPUT ASSIGNMENT....................................................................... 20
4.5 DISPLAY TIMING SPECIFICATIONS.............................................................................. 21
4.6 POWER ON/OFF SEQUENCE........................................................................................ 23
5. OPTICAL CHARACTERISTICS ............................................................................................25
5.1 OPTICAL SPECIFICATIONS ........................................................................................... 25
6. RELIABILITY TEST ITEM .....................................................................................................29
Version 2.1 13 October 2010 2 / 36
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
PRODUCT SPECIFICATION
7. PACKING...............................................................................................................................30
7.1 PACKING SPECIFICATIONS .......................................................................................... 30
7.2 PACKING METHOD ........................................................................................................30
7.3 PALLET............................................................................................................................30
7.3 PALLET............................................................................................................................31
8. CMI MODULE LABEL ........................................................................................................... 32
9. PRECAUTIONS .....................................................................................................................33
9.1 ASSEMBLY AND HANDLING PRECAUTIONS ...............................................................33
9.2 STORAGE PRECAUTIONS ............................................................................................33
9.3 OPERATION PRECAUTIONS ......................................................................................... 33
9.4 SAFETY PRECAUTIONS................................................................................................ 34
9.5 SAFETY STANDARDS.................................................................................................... 34
9.6 OTHER ............................................................................................................................ 34
Appendix. OUTLINE DRAWING............................................................................................... 34
Version 2.1 13 October 2010 3 / 36
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
PRODUCT SPECIFICATION
REVISION HISTORY
Version Date Page Description
2.1 Oct.13, 2010 All Modify the format of spec.
5 Sec.2, modify the module weight
Sec. 4.6, modify the timing definition of power on-off
23
sequence
Version 2.1 13 October 2010 4 / 36
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
1. GENERAL DESCRIPTION
1.1 OVERVIEW
R213T3-L01 is a 21.3” TFT Liquid Crystal Display module with 12 CCFLs Backlight unit and two port
31 pins 2ch-LVDS interface. This module supports 2560 x 2048 QSXGA screen and can display
monochrome driven by 8bit drivers. The LCD module includes built-in inverter for Backlight.
1.2 FEATURES
This specification applies to the Type 21.3” Mono TFT LCD Module, Model R213T3-L01- This module
includes an inverter card for the backlight.
- The screen format is intended to support QSXGA 2560(H) x 2048(V) resolution.
- Screen with sensor area (176(H) x 16(V)) at the top of the screen
- All input signals are LVDS (Low Voltage Differential Signaling) interface.
www.panelook.com
PRODUCT SPECIFICATION
- This module is designed for a module with neutral white (0.294, 0.309) and DICOM gamma curve.
- This module is especially designed for wide view performance
- This module is UL approved and RoHs compliant
1.3 GENERAL SPECIFICATIONS
Item Specification Unit Note
Screen Size 21.3” real diagonal
Driver Element a-si TFT active matrix - -
Pixel Number 2560(x3) x 2048 pixel -
Pixel Pitch 0.165 (H) x 0.165 (V) mm -
Pixel Arrangement Sub-pixel Vertical stripe - -
Display Colors 8-bit per1(one) sub-pixel, grayscale - -
Transmissive Mode Dual domain IPS, Normally Black - -
Surface Treatment AG type - -
Luminance, White 1100 Cd/m2 -
Power Consumption Total 65.28W (typ.) @ cell 11.28 W (typ.), BL 54 W (typ.) (1)
Note (1) The specified power consumption: Total= cell (reference 4.3.1)+ BL (reference 4.3.4)
2. MECHANICAL SPECIFICATIONS
Item Min. Typ. Max. Unit Note
Horizontal (H) 459.3 459.8 460.3 mm
Module Size
Bezel Area
Active Area
Vertical (V) 374.8 375.3 375.8 mm
Thickness (T) 48 48.5 49 mm
Horizontal 426.1 426.4 426.9 mm
Vertical 344.0 344.5 345.0 mm
Horizontal - 422.4 - mm
Vertical - 337.92 - mm
Weight 2840 2890 3010 g
(1)
Note (1) Please refer to the attached drawings for more information of front and back outline
dimensions.
Version 2.1 13 October 2010 5 / 36
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
3. ABSOLUTE MAXIMUM RATINGS
3.1 ABSOLUTE RATINGS OF ENVIRONMENT
www.panelook.com
PRODUCT SPECIFICATION
Item Symbol
Min. Max.
Storage Temperature TST -20 60 ºC (1)
Operating Ambient Temperature TOP 0 50 ºC (1), (2)
Note (1)
(a) 90 %RH Max. (Ta <= 40 ºC).
(b) Wet-bulb temperature should be 39 ºC Max. ( Ta > 40 ºC).
(c) No condensation.
Value
Unit Note
Note (2) The temperature of panel surface should be 0 ºC min. and 60 ºC max.
Version 2.1 13 October 2010 6 / 36
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
3.2 ELECTRICAL ABSOLUTE RATINGS
3.2.1 TFT LCD MODULE
www.panelook.com
PRODUCT SPECIFICATION
Item Symbol
Power Supply Voltage VCCS -0.3 +13.2 V
Logic Input Voltage VIN -0.3 +4.3 V
Value
Min. Max.
Unit Note
3.2.2 BACKLIGHT UNIT
Item Symbol
Lamp Voltage VL 666 740 814 V
Lamp current IL 6.0 6.5 7.0 mA
Lamp frequency FL 46 50 54 KHz
Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function
operation should be restricted to the conditions described under Normal Operating
Conditions.
Note (2) Specified values are for lamp (Refer to 4.3.3 and 4.3.4 for further information).
Min. Typ Max.
Value
Unit Note
RMS
RMS
(1), (2)
(1)
Version 2.1 13 October 2010 7 / 36
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
4. ELECTRICAL SPECIFICATIONS
4.1 FUNCTION BLOCK DIAGRAM
M/S RXE0(+/-)
M/S RXE1(+/-)
M/S RXE2(+/-)
M/S RXE3(+/-)
M/S RXEC(+/-)
M/S RXO0(+/-)
M/S RXO1(+/-)
M/S RXO2(+/-)
M/S RXO3(+/-)
M/S RXOC(+/-)
Vcc
INPUT CONNECTOR J1/J2
(MSAKT2407 P30HA)
(IL-Z-8PL-SMTYE)
www.panelook.com
PRODUCT SPECIFICATION
LVDS INPUT / TIMING
CONTROLLER
DC/DC CONVERTER &
REFERENCE VOLTAGE
GENERATOR
SCAN DRIVER IC
TFT LCD PANEL
(2560x3x2048)
DATA DRIVER
GND
4.1 FUNCTION BLOCK DIAGRAM
J3
GND
Vin
VDIM
BLON
INVERTER CONNECTOR
B12B-PH-SM4-TB1(LF)(SN)
(JST)
4.2. INPUT INTERFACE CONNECTIONS
4.2.1 J1 (MASTER) : LEFT SIDE(FRONT VIEW)
Pin Name Description
1 MRXE0- Negative LVDS differential data input. Channel E0 (even)
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
MRXE0+ Positive LVDS differential data input. Channel E0 (even)
GND LVDS Ground
MRXE1- Negative LVDS differential data input. Channel E1 (even)
MRXE1+ Positive LVDS differential data input. Channel E1 (even)
GND LVDS Ground
MRXE2- Negative LVDS differential data input. Channel E2 (even)
MRXE2+ Positive LVDS differential data input. Channel E2 (even)
GND LVDS Ground
MRXEC- Negative LVDS differential clock input. (even)
MRXEC+ Positive LVDS differential clock input. (even)
GND LVDS Ground
MRXE3- Negative LVDS differential data input. Channel E3 (even)
MRXE3+ Positive LVDS differential data input. Channel E3 (even)
GND LVDS Ground
GND LVDS Ground
MRXO0- Negative LVDS differential data input. Channel O0 (odd)
MRXO0+ Positive LVDS differential data input. Channel O0 (odd)
GND LVDS Ground
BACKLIGHT UNIT
Version 2.1 13 October 2010 8 / 36
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
PRODUCT SPECIFICATION
20
21
22
23
24
25
26
27
28
29
30
MRXO1- Negative LVDS differential data input. Channel O1 (odd)
MRXO1+ Positive LVDS differential data input. Channel O1 (odd)
GND LVDS Ground
MRXO2- Negative LVDS differential data input. Channel O2 (odd)
MRXO2+ Positive LVDS differential data input. Channel O2 (odd)
GND LVDS Ground
MRXOC- Negative LVDS differential clock input. (odd)
MRXOC+ Positive LVDS differential clock input. (odd)
GND LVDS Ground
MRXO3- Negative LVDS differential data input. Channel O3 (odd)
MRXO3+ Positive LVDS differential data input. Channel O3 (odd)
4.2.2 J2(SLAVE) : RIGHT SIDE(FRONT VIEW)
Pin Name Description
1 SRXE0- Negative LVDS differential data input. Channel E0 (even)
2 SRXE0+ Positive LVDS differential data input. Channel E0 (even)
3 GND LVDS Ground
4 SRXE1- Negative LVDS differential data input. Channel E1 (even)
5 SRXE1+ Positive LVDS differential data input. Channel E1 (even)
6 GND LVDS Ground
7 SRXE2- Negative LVDS differential data input. Channel E2 (even)
8 SRXE2+ Positive LVDS differential data input. Channel E2 (even)
9 GND LVDS Ground
10 SRXEC- Negative LVDS differential clock input. (even)
11 SRXEC+ Positive LVDS differential clock input. (even)
12 GND LVDS Ground
13 SRXE3- Negative LVDS differential data input. Channel E3 (even)
14 SRXE3+ Positive LVDS differential data input. Channel E3 (even)
15 GND LVDS Ground
16 GND LVDS Ground
17 SRXO0- Negative LVDS differential data input. Channel O0 (odd)
18 SRXO0+ Positive LVDS differential data input. Channel O0 (odd)
19 GND LVDS Ground
20 SRXO1- Negative LVDS differential data input. Channel O1 (odd)
21 SRXO1+ Positive LVDS differential data input. Channel O1 (odd)
22 GND LVDS Ground
23 SRXO2- Negative LVDS differential data input. Channel O2 (odd)
24 SRXO2+ Positive LVDS differential data input. Channel O2 (odd)
25 GND LVDS Ground
26 SRXOC- Negative LVDS differential clock input. (odd)
27 SRXOC+ Positive LVDS differential clock input. (odd)
28 GND LVDS Ground
29 SRXO3- Negative LVDS differential data input. Channel O3 (odd)
30 SRXO3+ Positive LVDS differential data input. Channel O3 (odd)
Note (1) The first pixel is even.
Note (2) Input signal of even and odd clock should be the same timing.
Note (3) The module uses a 100-ohm resistor between positive and negative data lines of each
receiver input
Version 2.1 13 October 2010 9 / 36
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
Note (4) Control board front view
www.panelook.com
PRODUCT SPECIFICATION
J1 :ʳMSAKT2407P30HA (STM) or equivalent; LVDS input for LEFT half screen
J2 :ʳMSAKT2407P30HA (STM) or equivalent; LVDS input for RIGHT half screen
J3 : IL-Z-8PL-SMTYE(JAE) : Power input (+12V) ; Mating Connector: IL-Z-8S-S125C3 (JAE)
J4 : IL-Z-5PL-SMTYE(JAE) : EDID interface ; Mating Connector: IL-Z-5S-S125C3 (JAE)
1,0
(even)
1,1
(odd )
1,2
(even)
1,3
(odd)
2,0 2,1
3,0
Pitch
Pitch
1,Xmax
Ymax,0
Version 2.1 13 October 2010 10 / 36
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Ymax,
Xmax
www.panelook.com
Global LCD Panel Exchange Center
4.2.3 DC INPUT PIN ASSIGNMENT
Pin Name Description
1 GND Ground for Vcc
2 GND Ground for Vcc
3 GND Ground for Vcc
4 GND Ground for Vcc
5 Vcc +12.0V Power Supply for Control board
6 Vcc +12.0V Power Supply for Control board
7 Vcc +12.0V Power Supply for Control board
8 Vcc +12.0V Power Supply for Control board
4.2.4 EDID INTERFACE PIN ASSIGNMENT
Pin Name Description
1 Vcc-EDID +3.3V Power Supply for EDID Chip
2 NC Not Connection
3 SCL EDID Clock
4 SDA EDID Data
5 GND Ground for Vcc-EDID
www.panelook.com
PRODUCT SPECIFICATION
Version 2.1 13 October 2010 11 / 36
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Loading...