Page 1
Global LCD Panel Exchange Center
ுழၴ ຝ ᐉு ߡۥ ދป
ขጥ
楊
竣 傑
TFT LCD Approval Specification
MODEL NO.: N156B3
www.panelook.com
Dcc No.: 400043852
Issued Date: June. 2, 2010
Model No.: N156B3-L0B
Approval
Suffix:-L0B
Customer : ASUS
Approved by :
Note :
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
2010-06-22
14:23:38
NB
1 / 30
2010.06-22
Director Accept
Version 3.1
www.panelook.com
Page 2
Global LCD Panel Exchange Center
www.panelook.com
Dcc No.: 400043852
Issued Date: June. 2, 2010
Model No.: N156B3-L0B
Approval
- CONTENTS -
REVISION HISTORY ------------------------------------------------------- 3
1. GENERAL DESCRIPTION
1.1 OVERVIEW
1.2 FEATURES
1.3 APPLICATION
1.4 GENERAL SPECIFICATIONS
1.5 MECHANICAL SPECIFICATIONS
2. ABSOLUTE MAXIMUM RATINGS
2.1 ABSOLUTE RATINGS OF ENVIRONMENT
2.2 ELECTRICAL ABSOLUTE RATINGS
3. ELECTRICAL CHARACTERISTICS
3.1 TFT LCD MODULE
3.2 BACKLIGHT UNIT
4. BLOCK DIAGRAM
4.1 TFT LCD MODULE
4.2 BACKLIGHT UNIT
5. INPUT TERMINAL PIN ASSIGNMENT
5.1 TFT LCD MODULE
5.2 TIMING DIAGRAM OF LVDS INPUT SIGNAL
5.3 COLOR DATA INPUT ASSIGNMENT
5.4 EDID DATA STRUCTURE
6. INTERFACE TIMING
6.1 INPUT SIGNAL TIMING SPECIFICATIONS
6.2 POWER ON/OFF SEQUENCE
7. OPTICAL CHARACTERISTICS
7.1 TEST CONDITIONS
7.2 OPTICAL SPECIFICATIONS
8. PRECAUTIONS
8.1 HANDLING PRECAUTIONS
8.2 STORAGE PRECAUTIONS
8.3 OPERATION PRECAUTIONS
9. PACKING ------------------------------------------------------- 25
9.1 CARTON
9.2 PALLET
10. DEFINITION OF LABELS
10.1 CMO MODULE LABEL
10.2 CARTON LABEL
------------------------------------------------------- 4
------------------------------------------------------- 5
------------------------------------------------------- 7
------------------------------------------------------- 11
------------------------------------------------------- 12
------------------------------------------------------- 18
------------------------------------------------------- 20
------------------------------------------------------- 24
------------------------------------------------------- 27
11. MECHANICAL DRAWING
------------------------------------------------------- 29
REVISION HISTORY
2 / 30
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 3.1
www.panelook.com
Page 3
Global LCD Panel Exchange Center
www.panelook.com
Dcc No.: 400043852
Issued Date: June. 2, 2010
Model No.: N156B3-L0B
Approval
Version Date
Ver. 1.0
Ver. 2.0
Ver. 3.0
Ver. 3.1
Jan.08, 2010
Jan.18, 2010
Jan.29, 2010
Jun.2, 2010
Page
(New)
All
4
7
18
25
20
20
25
All
26
Section Description
Preliminary spec 1.0 was first issued for N156B3-L0B
All
1.5
3.1
6.1
9.1
7.2
7.2
9.1
Update module weight
Update Power Supply Current and EBL
Update input signal timing
Update carton drawing
Update optical spec
Update optical characteristic
Update carton drawing
Approval spec 3.0 is first issued
All
Update package drawing
9
3 / 30
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 3.1
www.panelook.com
Page 4
Global LCD Panel Exchange Center
1. GENERAL DESCRIPTION
1.1 OVERVIEW
N156B3-L0B is a 15.6” (15.547” diagonal) TFT Liquid Crystal Display module with CCFL Backlight unit
and 30 pins LVDS interface. This module supports 1366 x 768 HD mode and can display 262,144 colors.
The optimum viewing angle is at 6 o’clock direction.
1.2 FEATURES
- HD (1366 x 768 pixels) resolution
- 3.3V LVDS (Low Voltage Differential Signaling) interface
- CCFL
1.3 APPLICATION
www.panelook.com
Dcc No.: 400043852
Issued Date: June. 2, 2010
Model No.: N156B3-L0B
Approval
- TFT LCD Notebook
1.4 GENERAL SPECIFICATI0NS
Item Specification Unit Note
Active Area 344.232 (H) x 193.536 (V) (15.547” diagonal) mm
Bezel Opening Area 349.58 (H) x 198.4 (V) mm
Driver Element a-si TFT active matrix - Pixel Number 1366 x R.G.B. x 768 pixel Pixel Pitch 0.252 (H) x 0.252 (V) mm Pixel Arrangement RGB vertical stripe - Display Colors 262,144 color Transmissive Mode Normally white - Surface Treatment Hard coating (3H), Glare - Backlight Unit 1 CCFL
Power Consumption 5.376 typ/5.475 max@Black Pattern Walt
RoHS Yes
(1)
1.5 MECHANICAL SPECIFICATIONS
Item Min. Typ. Max. Unit Note
Horizontal(H) 358.8 359.3 359.8 mm
Module Size
Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.
Vertical(V) 209 209.5 210 mm
Thickness(T) - 5.9 6.2 mm
Weight --- 465 480 g -
(1)
4 / 30
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 3.1
www.panelook.com
Page 5
Global LCD Panel Exchange Center
2. ABSOLUTE MAXIMUM RATINGS
2.1 ABSOLUTE RATINGS OF ENVIRONMENT
Item Symbol
Storage Temperature TST -20 +60 ºC (1)
Operating Ambient Temperature TOP 0 +50 ºC (1), (2)
Note (1) Temperature and relative humidity range is shown in the figure below.
(a) 90 %RH Max. (Ta Љ 40 ºC).
(b) Wet-bulb temperature should be 39 ºC Max. (Ta > 40 ºC).
(c) No condensation.
Note (2) The temperature of panel display surface area should be 0 ºC Min. and 60 ºC Max.
www.panelook.com
Min. Max.
Value
Dcc No.: 400043852
Issued Date: June. 2, 2010
Model No.: N156B3-L0B
Approval
Unit Note
-40
2.2 Reliability Test
Relative Humidity (%RH)
100
90
80
60
Operating Range
40
20
10
Storage Range
Temperature (ºC)
8060-20 40020
No. Test Item Test Condition Note
1 High Temperature Storage
2 Low Temperature Storage
3 Thermal Shock Storage [(-20ºC 30min)(60ºC 30min)]/cycle, 100cycles
4 High Temperature Operating
5 Low Temperature Operating
6 High Temperature & High Humidity Operating
7 High Temperature & High Humidity Storage
8 Shock (Non-Operating) 220G, 2ms (3)(5)
9 Vibration (Non-Operating) 1.5G, 10 to 500 Hz (4)(5)
60к, 240 hours
-20к, 240 hours
50к, 300 hours
0к, 300 hours
50к, 80% RH, 300hours
40к, 90% RH, 240hours
5 / 30
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
(1) (2)
Version 3.1
www.panelook.com
Page 6
Global LCD Panel Exchange Center
A
10 ESD test (Operation)
Note (1) There should be no condensation on the surface of panel during test.
Note (2) Temperature of panel display surface area should be 60 ºC Max.
Note (3) 1 time for ± X, ± Y, ± Z. for Condition (220G / 2ms) is half Sine Wave
Note (4) 10 ~ 500 Hz, Sine wave, 30 min/cycle, 1 cycle for each X, Y, Z axis
Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough
so that the module would not be twisted or bent by the fixture. The fixing condition is shown as
below:
www.panelook.com
150pF/330
Contact Discharge : ±8KV
150pF/330
Air Discharge : ±15KV
Dcc No.: 400043852
Issued Date: June. 2, 2010
Model No.: N156B3-L0B
Approval
(6)
t Room Temperature
Side Mount Fixing Screw
Gap=2mm
Bracket
LCD Module
Side Mount Fixing Screw
Stage
Note (6) According to IEC 61000-4-2
2.3 ELECTRICAL ABSOLUTE RATINGS
2.3.1 TFT LCD MODULE
Item Symbol
Power Supply Voltage VCCS -0.3 +4.0 V
Logic Input Voltage VIN -0.3 VCCS+0.3 V
Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation
should be restricted to the conditions described under Normal Operating Conditions.
Value
Min. Max.
Unit Note
(1)
2.3.2 BACKLIGHT UNIT
Item Symbol
Lamp Voltage VL -- 720 V
Lamp Current IL -- 6 mA
Lamp Frequency FL 40 60 KHz
Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation
should be restricted to the conditions described under Normal Operating Conditions.
Note (2) Specified values are for lamp (Refer to Section 3.2 for further information).
Min. Max.
Value
Unit Note
(1), (2), IL = 6.0 mA
RMS
RMS
6 / 30
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
(1), (2)
Version 3.1
www.panelook.com
Page 7
Global LCD Panel Exchange Center
www.panelook.com
Issued Date: June. 2, 2010
Model No.: N156B3-L0B
3. ELECTRICAL CHARACTERISTICS
3.1 TFT LCD MODULE Ta = 25 ± 2 ºC
Parameter Symbol
Min. Typ. Max.
Power Supply Voltage VCCS 3.0 3.3 3.6 V Ripple Voltage VRP - 50 - mV Rush Current I
- - 1.5 A (2)
RUSH
Initial Stage Current IIS - - 1.0 A (2)
Power Supply Current
LVDS Differential Input High Threshold V
LVDS Differential Input Low Threshold V
White - 210 240 mA (3)a
Black
lcc
TH(LVDS)
-100 - - mV
TL(LVDS)
- 320 350 mA (3)b
- - +100 mV
LVDS Common Mode Voltage VCM 1.125 - 1.375 V (4)
LVDS Differential Input Voltage |VID| 100 - 600 mV (4)
LVDS Terminating Resistor RT - 100 - Ohm -
Power per EBL WG PEBL - 2.9 - W (5)
Note (1) The ambient temperature is Ta = 25 ± 2 ºC.
Value
Unit Note
Dcc No.: 400043852
Approval
(4),
=1.2V
V
CM
(4)
=1.2V
V
CM
Note (2) I
: the maximum current when VCCS is rising
RUSH
I
: the maximum current of the first 100ms after power-on
IS
Measurement Conditions: Shown as the following figure. Test pattern: black.
(High to Low)
(Control Signal)
SW
+12V
+3.3V
R1
47K
C1
1uF
VR1
R2
1K
47K
0.01uF
Q1
2SK1475
FUSE
Q2
2SK1470
C2
C3
1uF
0V
I
RUSH
Vcc rising time is 470us
0.9Vcc
470us
0.1Vcc
+3.3V
100ms
I
IS
VCCS
(LCD Module Input)
VCC
ICC
7 / 30
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 3.1
www.panelook.com
Page 8
Global LCD Panel Exchange Center
|
|
Note (3) The specified power supply current is under the conditions at VCCS = 3.3 V, Ta = 25 ± 2 ºC, DC
www.panelook.com
Dcc No.: 400043852
Issued Date: June. 2, 2010
Model No.: N156B3-L0B
Approval
Current and f
Note (4) The specified power are the sum of LCD panel electronics input power and the inverter input
a. White Pattern
power. Test conditions are as follows.
(a) Vcc = 3.3 V, Ta = 25 ± 2 ºC, f
(b) The pattern used is a black and white 32 x 36 checkerboard, slide #100 from the VESA file
“Flat Panel Display Monitor Setup Patterns”, FPDMSU.ppt.
= 60 Hz, whereas a power dissipation check pattern below is displayed.
v
b. Black Pattern
Active Area
= 60 Hz,
v
Active Area
(c) Luminance: 60 nits.
(d) The inverter used is provided from Sumida
doesn’t provide the inverter in this product.
Note (5) The parameters of LVDS signals are defined as the following figures.
Single Ended
Differential
CM
V
0V
V
0V
V
.. Please contact them for detail information. CMO
VID|
VID|
8 / 30
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 3.1
www.panelook.com
Page 9
Global LCD Panel Exchange Center
www.panelook.com
Dcc No.: 400043852
Issued Date: June. 2, 2010
Model No.: N156B3-L0B
Approval
3.2 BACKLIGHT UNIT Ta = 25 ± 2 ºC
Parameter Symbol
Min. Typ. Max.
Lamp Input Voltage VL 648 720 792 V
Lamp Current IL
Lamp Turn On Voltage VS
2.0 (1),(2)
3.0
-- -- 1300(25
-- -- 1560(0
Operating Frequency FL 40 -- 60 KHz (5)
Lamp Life Time LBL 15,000 -- -- Hrs (7)
Power Consumption PL -- 4.32 -- W (6), IL = 6.0 mA
Note (1) Lamp current is measured by utilizing a high frequency current meter as shown below:
Value
Unit Note
6.0 7.0 mA
o
C) V
o
C) V
IL = 6.0 mA
RMS
RMS
(4)
RMS
(4)
RMS
(1),(3)
LCD
Module
HV (Red)
LV (White)
1
2
A
Current Meter
Inverter
Note (2) for burst mode inverter design
Note (3) for continuous mode inverter design
Note (4) The voltage that must be larger than Vs should be applied to the lamp for more than 1 second
after startup. Otherwise, the lamp may not be turned on normally.
Note (5) The lamp frequency may generate interference with horizontal synchronous frequency from the
display, and this may cause line flow on the display. In order to avoid interference, the lamp
frequency should be detached from the horizontal synchronous frequency and its harmonics as far
as possible.
Note (6) P
= IL VL
L
Note (7) The lifetime of lamp is defined as the time when it continues to operate under the conditions at Ta
= 25 2
o
C and IL = 6.0 mA
until one of the following events occurs:
RMS
(a) When the brightness becomes Љ 50% of its original value.
(b) When the effective ignition length becomes Љ 80% of its original value. ʻ˧˻˸ʳ ˸˹˹˸˶˼˸ʳ ˼˺˼˼ʳ
˿˸˺˻ʳ˼ʳ˴ʳ˶˸ʳ˻˴ʳ˿˼˴˶˸ʳ˼ʳ˸ʳˊ˃ʸʳ˹ʳ˻˴ʳ˴ʳ˻˸ʳ˶˸˸ʳ˼ˁʼ
Note (8) The waveform of the voltage output of inverter must be area-symmetric and the design of the
inverter must have specifications for the modularized lamp. The performance of the Backlight,
such as lifetime or brightness, is greatly influenced by the characteristics of the DC-AC inverter for
the lamp. All the parameters of an inverter should be carefully designed to avoid generating too
much current leakage from high voltage output of the inverter. When designing or ordering the
inverter please make sure that a poor lighting caused by the mismatch of the Backlight and the
9 / 30
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 3.1
www.panelook.com
Page 10
Global LCD Panel Exchange Center
inverter (miss-lighting, flicker, etc.) never occurs. If the above situation is confirmed, the module
should be operated in the same manners when it is installed in your instrument.
The output of the inverter must have symmetrical (negative and positive) voltage waveform and
symmetrical current waveform.(Unsymmetrical ratio is less than 10%) Please do not use the inverter,
which has unsymmetrical voltage and unsymmetrical current and spike wave. Lamp frequency may
produce interface with horizontal synchronous frequency and as a result this may cause beat on the
display. Therefore lamp frequency shall be as away possible from the horizontal synchronous
frequency and from its harmonics in order to prevent interference.
Requirements for a system inverter design, which is intended to have a better display performance, a
better power efficiency and a more reliable lamp. It shall help increase the lamp lifetime and reduce its
www.panelook.com
Dcc No.: 400043852
Issued Date: June. 2, 2010
Model No.: N156B3-L0B
Approval
leakage current.
a. The asymmetry rate of the inverter waveform should be 10% below;
b. The distortion rate of the waveform should be within Ѕ2 ± 10%;
c. The ideal sine wave form shall be symmetric in positive and negative polarities.
* Asymmetry rate:
I p
I -p
| I
* Distortion rate
I
– I –p | / I
p
(or I –p) / I
p
rms
rms
* 100%
10 / 30
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 3.1
www.panelook.com
Page 11
Global LCD Panel Exchange Center
)
4. BLOCK DIAGRAM
4.1 TFT LCD MODULE
LVDS Display
Data & Clock
Vcc
INPUT CONNECTOR
www.panelook.com
LVDS INPUT /
TIMING CONTROLLER
Dcc No.: 400043852
Issued Date: June. 2, 2010
Model No.: N156B3-L0B
Approval
SCAN DRIVER IC
TFT LCD PANEL
GND
Data
EDID
CLK
EDID
V
EDID
VL
LAMP CONNECTOR
4.2 BACKLIGHT UNIT
DC/DC CONVERTER &
REFERENCE VOLTAGE
GENERATOR
EDID
EEPROM
DATA DRIVER IC
BACKLIGHT UNIT
1 HV (Red)
2 LV (White
11 / 30
Version 3.1
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 12
Global LCD Panel Exchange Center
5. INPUT TERMINAL PIN ASSIGNMENT
5.1 TFT LCD MODULE
Pin Symbol Description Polarity Remark
1 Vss Ground
2 VCCS Power Supply (3.3V typ.)
3 VCCS Power Supply (3.3V typ.)
4 VEDID DDC 3.3V power
5 TEST Panel Self Test
6 CLKEDID DDC clock
7 DATAEDID DDC data
8 Rxin0- LVDS differential data input Negative
9 Rxin0+ LVDS differential data input Positive
10 VSS Ground
11 Rxin1- LVDS differential data input Negative
12 Rxin1+ LVDS differential data input Positive
13 VSS Ground
14 Rxin2- LVDS Differential Data Input Negative
15 Rxin2+ LVDS Differential Data Input Positive
16 VSS Ground
17 CLK- LVDS Clock Data Input Negative
18 CLK+ LVDS Clock Data Input Positive
19 CE Color Engine Enable Input
20 NC No Connection (Reserve)
21 NC No Connection (Reserve)
22 VSS Ground
23 NC No Connection (Reserve)
24 NC No Connection (Reserve)
25 VSS Ground
26 NC No Connection (Reserve)
27 NC No Connection (Reserve)
28 VSS Ground
29 NC No Connection (Reserve)
30 NC No Connection (Reserve)
Note (1) Connector Part No. : 187106-30091Ε093F30-B0T11A
www.panelook.com
Dcc No.: 400043852
Issued Date: June. 2, 2010
Model No.: N156B3-L0B
Approval
R0-R5, G0
G1~G5, B0, B1
B2-B5,HS,VS, DE
LVDS Level Clock
Note (2) User’s connector Part No: JAE - FI-X30H or equivalent,
Note (3) The first pixel is odd as shown in the following figure.
12 / 30
Version 3.1
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 13
Global LCD Panel Exchange Center
5.2 TIMING DIAGRAM OF LVDS INPUT SIGNAL
CLK+
www.panelook.com
Dcc No.: 400043852
Issued Date: June. 2, 2010
Model No.: N156B3-L0B
Approval
Rxin2
Rxin1
Rxin0
T/7
IN20 IN19 IN18 IN17 IN16 IN15 IN14
DE B5 B4 B3 B2 Vsync Hsync
IN13 IN12 IN11 IN10 IN9 IN8 IN7
B1 G4 G3 G2 G1 B0 G5
IN6
G0 R3 R2 R1 R0
IN5 IN4 IN3 IN2 IN1 IN0
R5
R4
Signal for 1 DCLK Cycle (T)
13 / 30
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 3.1
www.panelook.com
Page 14
Global LCD Panel Exchange Center
5.3 COLOR DATA INPUT ASSIGNMENT
The brightness of each primary color (red, green and blue) is based on the 6-bit gray scale data input for
the color. The higher the binary input the brighter the color. The table below provides the assignment of
color versus data input.
Color
R5 R4 R3 R2 R1 R0 G5 G4 G3 G2 G1 G0 B5 B4 B3 B2 B1 B0
Black
Red
Green
Basic
Colors
Gray
Scale
Of
Red
Gray
Scale
Of
Green
Gray
Scale
Of
Blue
Note (1) 0: Low Level Voltage, 1: High Level Voltage
Blue
Cyan
Magenta
Yellow
White
Red(0)/Dark
Red(1)
Red(2)
:
:
Red(61)
Red(62)
Red(63)
Green(0)/Dark
Green(1)
Green(2)
:
:
Green(61)
Green(62)
Green(63)
Blue(0)/Dark
Blue(1)
Blue(2)
:
:
Blue(61)
Blue(62)
Blue(63)
0
0
1
1
0
0
0
0
0
0
1
1
1
1
1
1
0
0
0
0
0
0
:
:
:
:
1
1
1
1
1
1
0
0
0
0
0
0
:
:
:
:
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
0
0
0
0
0
0
www.panelook.com
Dcc No.: 400043852
Issued Date: June. 2, 2010
Model No.: N156B3-L0B
Approval
Data Signal
Red Green Blue
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
1
1
0
1
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
0
0
0
0
1
1
1
1
0
1
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
0
0
0
0
0
0
0
0
0
0
1
1
1
1
0
1
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
14 / 30
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 3.1
www.panelook.com
Page 15
Global LCD Panel Exchange Center
5.4 EDID DATA STRUCTURE
The EDID (Extended Display Identification Data) data formats are to support displays as defined in the
VESA Plug & Display and FPDI standards.
Byte #
(decimal)
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
0
1
2
3
4
5
6
7
8
9
Byte #
(hex)
0 Header
1 Header
2 Header
3 Header
4 Header
5 Header
6 Header
7 Header
8 EISA ID manufacturer name (“CMO”)
9 EISA ID manufacturer name (Compressed ASCII)
0A ID product code (N156B3-L0B) 93
0B ID product code (hex LSB first; N156B3-L0B) 15
0C ID S/N (fixed “0”)
0D ID S/N (fixed “0”)
0E ID S/N (fixed “0”)
0F ID S/N (fixed “0”)
10 Week of manufacture (fixed “00H”)
11 Year of manufacture (fixed “00H”)
12 EDID structure version # (“1”)
13 EDID revision # (“3”)
14 Video I/P definition (“digital”)
15 Max H image size (“34.42cm”)
16 Max V image size (“19.35cm”)
17 Display Gamma (Gamma = ”2.2”)
18 Feature support (“Active off, RGB Color”)
19 Red/Green (Rx1, Rx0, Ry1, Ry0, Gx1, Gx0, Gy1, Gy0)
1A Blue/White (Bx1, Bx0, By1, By0, Wx1, Wx0, Wy1, Wy0)
1B Red-x (Rx = “0.577”)
1C Red-y (Ry = “0.364”)
1D Green-x (Gx = ”0.348”)
1E Green-y (Gy = ”0.563”)
1F Blue-x (Bx = ”0.151”)
20 Blue-y (By = ”0.116”)
21 White-x (Wx = ”0.313”)
22 White-y (Wy = ”0.329”)
23 Established timings 1
24 Established timings 2
25 Manufacturer’s reserved timings
26 Standard timing ID # 1
27 Standard timing ID # 1
28 Standard timing ID # 2
www.panelook.com
Field Name and Comments
Dcc No.: 400043852
Issued Date: June. 2, 2010
Model No.: N156B3-L0B
Approval
Value
(hex)
00 00000000
FF 11111111
FF 11111111
FF 11111111
FF 11111111
FF 11111111
FF 11111111
00 00000000
0D 00001101
AF 10101111
00 00000000
00 00000000
00 00000000
00 00000000
08 00001000
14 00010100
01 00000001
03 00000011
80 10000000
22 00100010
13 00010011
78 01111000
0A 00001010
D1 11010001
F5 11110 1 0 1
93 10010011
5D 01011101
59 01011001
90 10010000
26 00100110
1D 00011101
50 01010000
54 01010100
00 00000000
00 00000000
00 00000000
01 00000001
01 00000001
01 00000001
Value
(binary)
10010011
00010101
15 / 30
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 3.1
www.panelook.com
Page 16
Global LCD Panel Exchange Center
www.panelook.com
Dcc No.: 400043852
Issued Date: June. 2, 2010
Model No.: N156B3-L0B
Approval
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
29 Standard timing ID # 2
2A Standard timing ID # 3
2B Standard timing ID # 3
2C Standard timing ID # 4
2D Standard timing ID # 4
2E Standard timing ID # 5
2F Standard timing ID # 5
30 Standard timing ID # 6
31 Standard timing ID # 6
32 Standard timing ID # 7
33 Standard timing ID # 7
34 Standard timing ID # 8
35 Standard timing ID # 8
Detailed timing description # 1 Pixel clock (“69.3MHz”, According to
36
VESA CVT Rev1.1)
37 # 1 Pixel clock (hex LSB first)
38 # 1 H active (“1366”)
39 # 1 H blank (“100”)
3A # 1 H active : H blank (“1366 :100”)
3B # 1 V active (”768”)
3C # 1 V blank (”20”)
3D # 1 V active : V blank (”768 :20”)
3E # 1 H sync offset (”16”)
3F # 1 H sync pulse width ("34”)
40 # 1 V sync offset : V sync pulse width (”2 : 6”)
# 1 H sync offset : H sync pulse width : V sync offset : V sync width
41
(”16: 34 : 2 : 6”)
42 # 1 H image size (”344 mm”)
43 # 1 V image size (”193 mm”)
44 # 1 H image size : V image size (”344 : 193”)
45 # 1 H boarder (”0”)
46 # 1 V boarder (”0”)
# 1 Non-interlaced, Normal, no stereo, Separate sync, H/V pol
47
Negatives
48 Detailed timing description # 2
49 # 2 Flag
4A # 2 Reserved
4B # 2 FE (hex) defines ASCII string (Model Name “N156B3-L0B”, ASCII)
4C # 2 Flag
4D # 2 1st character of name (“N”)
4E # 2 2nd character of name (“1”)
4F # 2 3rd character of name (“5”)
50 # 2 4th character of name (“6”)
51 # 2 5th character of name (“B”)
52 # 2 6th character of name (“3”)
53 # 2 7th character of name (“-”)
54 # 2 8th character of name (“L”)
55 # 2 9th character of name (“0”)
01 00000001
01 00000001
01 00000001
01 00000001
01 00000001
01 00000001
01 00000001
01 00000001
01 00000001
01 00000001
01 00000001
01 00000001
01 00000001
12 00010010
1B 00011011
56 01010110
64 01100100
50 01010000
00 00000000
14 00010100
30 00110000
10 00010000
22 00100010
26 00100110
00 00000000
58 01011000
C1 11000001
10 00010000
00 00000000
00 00000000
18 00011000
00 00000000
00 00000000
00 00000000
FE 11111110
00 00000000
4E 01001110
31 00110001
35 00110101
36 00110110
42 01000010
33 00110011
2D 00101101
4C 01001100
30 00110000
16 / 30
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 3.1
www.panelook.com
Page 17
Global LCD Panel Exchange Center
www.panelook.com
Dcc No.: 400043852
Issued Date: June. 2, 2010
Model No.: N156B3-L0B
Approval
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
56 # 2 9th character of name (“B”)
57 # 2 New line character indicates end of ASCII string
58 # 2 Padding with “Blank” character
59 # 2 Padding with “Blank” character
5A Detailed timing description # 3
5B # 3 Flag
5C # 3 Reserved
5D # 3 FE (hex) defines ASCII string (Vendor “CMO”, ASCII)
5E # 3 Flag
5F # 3 1st character of string (“C”)
60 # 3 2nd character of string (“M”)
61 # 3 3rd character of string (“O”)
62 # 3 New line character indicates end of ASCII string
63 # 3 Padding with “Blank” character
64 # 3 Padding with “Blank” character
65 # 3 Padding with “Blank” character
66 # 3 Padding with “Blank” character
67 # 3 Padding with “Blank” character
68 # 3 Padding with “Blank” character
69 # 3 Padding with “Blank” character
6A # 3 Padding with “Blank” character
6B # 3 Padding with “Blank” character
6C Detailed timing description # 4
6D # 4 Flag
6E # 4 Reserved
# 4 FE (hex) defines ASCII string (Model Name“N156B3-L0B”,
6F
ASCII)
70 # 4 Flag
71 # 4 1st character of name (“N”) 4E
72 # 4 2nd character of name (“1”) 31
73 # 4 3rd character of name (“5”) 35
74 # 4 4th character of name (“6”) 36
75 # 4 5th character of name (“B”) 42
76 # 4 6th character of name (“3”) 33
77 # 4 7th character of name (“-”) 2D
78 # 4 8th character of name (“L”) 4C
79 # 4 9th character of name (“0”)
7A # 4 9th character of name (“B”)
7B # 4 New line character indicates end of ASCII string
7C # 4 Padding with “Blank” character
7D # 4 Padding with “Blank” character
7E Extension flag
7F Checksum
42 01000010
0A 00001010
20 00100000
20 00100000
00 00000000
00 00000000
00 00000000
FE 11111110
00 00000000
43 01000011
4D 01001101
4F 01001111
0A 00001010
20 00100000
20 00100000
20 00100000
20 00100000
20 00100000
20 00100000
20 00100000
20 00100000
20 00100000
00 00000000
00 00000000
00 00000000
FE 11111110
00 00000000
30 00110000
42 01000010
0A 00001010
20 00100000
20 00100000
00 00000000
76 01110110
01001110
00110001
00110101
00110110
01000010
00110011
00101101
01001100
17 / 30
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 3.1
www.panelook.com
Page 18
Global LCD Panel Exchange Center
6. INTERFACE TIMING
6.1 INPUT SIGNAL TIMING SPECIFICATIONS
The input signal timing specifications are shown as the following table and timing diagram.
Signal Item Symbol Min. Typ. Max. Unit Note
DCLK Frequency 1/Tc 62.38 69.31 72.77 MHz -
Vertical Total Time TV 773 788 985 TH -
Vertical Active Display Period TVD 768 768 768 TH -
DE
Note (1) Because this module is operated by DE only mode, Hsync and Vsync are ignored.
Vertical Active Blanking Period TVB TV-TVD 20 TV-TVD TH -
Horizontal Total Time TH 1412 1466 1708 Tc -
Horizontal Active Display Period THD 1366 1366 1366 Tc -
Horizontal Active Blanking Period THB
INPUT SIGNAL TIMING DIAGRAM
www.panelook.com
TH-THD
100
Dcc No.: 400043852
Issued Date: June. 2, 2010
Model No.: N156B3-L0B
Approval
TH-THD
Tc -
DE
DCLK
DE
DATA
TC
HD
T
18 / 30
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 3.1
www.panelook.com
Page 19
Global LCD Panel Exchange Center
6.2 POWER ON/OFF SEQUENCE
Power On
www.panelook.com
Power Off
Dcc No.: 400043852
Issued Date: June. 2, 2010
Model No.: N156B3-L0B
Approval
Restart
- Power Supply
for LCD, Vcc
0V
- LVDS Interface
0V
- Power for Lamp
Timing Specifications:
0.5 Љ t1 Љ 10 ms
0 Љ t2 Љ 50 ms
0 Љ t3 Љ 50 ms
t4 Њ 500 ms
t5 Њ 200 ms
10%
90%
t1
90%
Valid Data
t6 t5
50% 50%
ON OFF OFF
t7
10%
t4
t3 t2
10%
t6 Њ 200 ms
Note (1) Please follow the power on/off sequence described above. Otherwise, the LCD module might be
damaged.
Note (2) Please avoid floating state of interface signal at invalid period. When the interface signal is invalid, be
sure to pull down the power supply of LCD Vcc to 0 V.
Note (3) The Backlight inverter power must be turned on after the power supply for the logic and the
interface signal is valid. The Backlight inverter power must be turned off before the power supply
for the logic and the interface signal is invalid.
Note (4) Sometimes some slight noise shows when LCD is turned off (even backlight is already off). To avoid
this phenomenon, we suggest that the Vcc falling time is better to follow 5˃ӴsЉt7Љ300 ms.
19 / 30
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 3.1
www.panelook.com
Page 20
Global LCD Panel Exchange Center
7. OPTICAL CHARACTERISTICS
7.1 TEST CONDITIONS
Item Symbol Value Unit
Ambient Temperature Ta
Ambient Humidity Ha
Supply Voltage VCC 3.3 V
Input Signal According to typical value in "3. ELECTRICAL CHARACTERISTICS"
CCFL Input Current IL 6 mA
The measurement methods of optical characteristics are shown in Section 8.2. The following items should
be measured under the test conditions described in Section 8.1 and stable environment shown in Note (5).
7.2 OPTICAL SPECIFICATIONS
Item Symbol Condition Min. Typ. Max. Unit Note
Contrast Ratio CR 350 500 -- NA
Response Time
Average Luminance of White
Red
Color
Chromaticity
Viewing Angle
White Variation of 5 Points
Green
Blue
White
Horizontal
Vertica l
www.panelook.com
Dcc No.: 400043852
Issued Date: June. 2, 2010
Model No.: N156B3-L0B
Approval
o
25r2
50r10
TR -- 3 8 ms
-- 7 12 ms
T
F
L
AVE
Rx
Ry
Gx
Gy
Bx
By
=0q, TY =0q
T
x
Viewing Normal Angle
160 200 -- cd/m
0.578
0.339
0.312
Typ –
0.03
0.556
0.158
Typ +
0.03
0.149
Wx 0.313 NA
Wy
Tx+
T
TY+
T
GW
40 45 --
-
x
-
Y
5p
CRt10
T
=0q, TY =0q
x
40 45 -15 20 -40 45 --
80 90 -- %
0.329
C
%RH
NA
NA
NA
NA
NA
NA
NA
Deg.
2
(2), (5)
(7)
(3) (7)
(4), (6)
(7)
(1) (7)
(1),(5)
(7)
(5),(6)
(7)
20 / 30
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 3.1
www.panelook.com
Page 21
Global LCD Panel Exchange Center
m
Note (1) Definition of Viewing Angle (Tx, Ty):
www.panelook.com
Dcc No.: 400043852
Issued Date: June. 2, 2010
Model No.: N156B3-L0B
Approval
TX- = 90º
x-
6 o’clock
T
y- = 90º
y-
Note (2) Definition of Contrast Ratio (CR):
The contrast ratio can be calculated by the following expression.
Contrast Ratio (CR) = L63 / L0
Normal
Tx = Ty = 0º
Ty- Ty
Tx
Tx
y+
12 o’clock direction
T
y+ = 90º
x+
TX+ = 90º
L63: Luminance of gray level 63
L 0: Luminance of gray level 0
CR = CR (1)
CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (6).
Note (3) Definition of Response Time (T
100%
90%
Optical
Response
10%
0%
T
R
66.67 ms
, TF):
R
T
66.67
Time
F
s
21 / 30
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 3.1
www.panelook.com
Page 22
Global LCD Panel Exchange Center
(
)
www.panelook.com
Dcc No.: 400043852
Issued Date: June. 2, 2010
Model No.: N156B3-L0B
Approval
Note (4) Definition of Average Luminance of White (L
Measure the luminance of gray level 63 at 5 points
L
= [L (1)+ L (2)+ L (3)+ L (4)+ L (5)] / 5
AVE
L (x) is corresponding to the luminance of the point X at Figure in Note (6)
Note (5) Measurement Setup:
The LCD module should be stabilized at given temperature for 20 minutes to avoid abrupt
temperature change during measuring. In order to stabilize the luminance, the measurement
should be executed after lighting Backlight for 20 minutes in a windless room.
LCD Module
LCD Panel
USB2000
AVE
):
CS-2000T
Center of the Screen
500 mm
Note (6) Definition of White Variation (GW):
Measure the luminance of gray level 63 at 5 points
GW
= {Minimum [L (1) ~ L (5)] / Maximum [L (1) ~ L (5)]}*100%
5p
Light Shield Room
Ambient Luminance < 2 lux
ʳ
22 / 30
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 3.1
www.panelook.com
Page 23
Global LCD Panel Exchange Center
˄˃
www.panelook.com
Dcc No.: 400043852
Issued Date: June. 2, 2010
Model No.: N156B3-L0B
Approval
ˉ
˛˂ˇ
˅
˄˃
ˌ
ˇˈ
˄˄
˄˃ ˄˃
˪˂ˇ ˪˂ˇ ˪˂ˇ ˪˂ˇ
˛
˛˂ˇ ˛˂ˇ ˛˂ˇ
ˊ
ˆ
˄
˄˅
˪
ˋ
X
: Test Point
˄˃
˄ˆ
X=1 to 13
Active area
Note (7) The listed optical specifications refer to the initial value of manufacture, but the condition of the
specifications after long-term operation will not be warranted.
23 / 30
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 3.1
www.panelook.com
Page 24
Global LCD Panel Exchange Center
8. PRECAUTIONS
8.1 HANDLING PRECAUTIONS
(1) The module should be assembled into the system firmly by using every mounting hole. Be careful not
to twist or bend the module.
(2) While assembling or installing modules, it can only be in the clean area. The dust and oil may cause
electrical short or damage the polarizer.
(3) Use fingerstalls or soft gloves in order to keep display clean during the incoming inspection and
assembly process.
(4) Do not press or scratch the surface harder than a HB pencil lead on the panel because the polarizer is
very soft and easily scratched.
(5) If the surface of the polarizer is dirty, please clean it by some absorbent cotton or soft cloth. Do not use
Ketone type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might
www.panelook.com
Dcc No.: 400043852
Issued Date: June. 2, 2010
Model No.: N156B3-L0B
Approval
permanently damage the polarizer due to chemical reaction.
(6) Wipe off water droplets or oil immediately. Staining and discoloration may occur if they left on panel for
a long time.
(7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In
case of contacting with hands, legs or clothes, it must be washed away thoroughly with soap.
(8) Protect the module from static electricity, it may cause damage to the C-MOS Gate Array IC.
(9) Do not disassemble the module.
(10) Do not pull or fold the LED wire.
(11) Pins of I/F connector should not be touched directly with bare hands.
8.2 STORAGE PRECAUTIONS
(1) High temperature or humidity may reduce the performance of module. Please store LCD module within
the specified storage conditions.
(2) It is dangerous that moisture come into or contacted the LCD module, because the moisture may
damage LCD module when it is operating.
(3) It may reduce the display quality if the ambient temperature is lower than 10 ºC. For example, the
response time will become slowly, and the starting voltage of LED will be higher than the room
temperature.
8.3 OPERATION PRECAUTIONS
(1) Do not pull the I/F connector in or out while the module is operating.
(2) Always follow the correct power on/off sequence when LCD module is connecting and operating. This
can prevent the CMOS LSI chips from damage during latch-up.
(3) The startup voltage of Backlight is approximately 1000 Volts. It may cause electrical shock while
assembling with converter. Do not disassemble the module or insert anything into the Backlight unit.
24 / 30
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 3.1
www.panelook.com
Page 25
Global LCD Panel Exchange Center
9. PACKING
9.1 CARTON
www.panelook.com
Dcc No.: 400043852
Issued Date: June. 2, 2010
Model No.: N156B3-L0B
Approval
Figure. 9-1 Packing method
25 / 30
Version 3.1
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 26
Global LCD Panel Exchange Center
9.2 3$//(7
www.panelook.com
Dcc No.: 400043852
Issued Date: June. 2, 2010
Model No.: N156B3-L0B
Approval
Figure. 9-2 Packing method
26 / 30
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 3.1
www.panelook.com
Page 27
Global LCD Panel Exchange Center
10. DEFINITION OF LABELS
10.1 CMO MODULE LABEL
The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.
www.panelook.com
Dcc No.: 400043852
Issued Date: June. 2, 2010
Model No.: N156B3-L0B
Approval
-
Rev. XX
AAAA
(a) Model Name: N156B3 - L0B
(b) Revision: Rev. XX, for example: C1, C2 …etc.
(c) Serial ID: X X
(d) Production Location: MADE IN XXXX. XXXX stands for production location.
X X X X X Y M D L N N N N
Serial No.
Product Line
Year, Month, Date
CMO Internal Use
Revision
CMO Internal Use
(e) UL logo: “AAAA” especially stands for panel manufactured by CMO China satisfying UL requirement.
“LEOO” and “COCKN” is the CMO’s UL factory code for Ningbo factory..
Serial ID includes the information as below:
(a) Manufactured Date: Year: 1~9, for 2001~2009
Month: 1~9, A~C, for Jan. ~ Dec.
Day: 1~9, A~Y, for 1
(b) Revision Code: cover all the change
(c) Serial No.: Manufacturing sequence of product
(d) Product Line: 1 -> Line1, 2 -> Line 2, …etc.
st
to 31st, exclude I , O and U
27 / 30
Version 3.1
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 28
Global LCD Panel Exchange Center
10.2 CARTON LABEL
N156B3-L0B
www.panelook.com
Dcc No.: 400043852
Issued Date: June. 2, 2010
Model No.: N156B3-L0B
Approval
20
28 / 30
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 3.1
www.panelook.com
Page 29
Global LCD Panel Exchange Center
Appendix. OUTLINE DRAWING
www.panelook.com
Dcc No.: 400043852
Issued Date: June. 2, 2010
Model No.: N156B3-L0B
Approval
29 / 30
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 3.1
www.panelook.com
Page 30
Global LCD Panel Exchange Center
www.panelook.com
Dcc No.: 400043852
Issued Date: June. 2, 2010
Model No.: N156B3-L0B
Approval
10
30 / 30
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 3.1
www.panelook.com
Loading...