CMO N154Z3-L03 Specification

Global LCD Panel Exchange Center

ಖᙕ

ՠ܂

ᐉு

ߡۥ

ދป

TFT LCD Approval Specification

MODEL NO.: N154Z3 - L03

www.panelook.com

Issued Date: Mar. 12, 2009

Model No.: N154Z3 - L03

Approval

Customer : HP

Approved by :

Note :



2009-03-25



PMMD III



annie_hsu(ஊՅ≮



Director Accept

22:54:01 CST

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Director

/56522 / 54873)

1 / 28



Version 3.0

www.panelook.com

Global LCD Panel Exchange Center

REVISION HISTORY

www.panelook.com

Issued Date: Mar. 12, 2009

Model No.: N154Z3 - L03

Approval

- CONTENTS -

------------------------------------------------------- 3

1. GENERAL DESCRIPTION

1.1 OVERVIEW

1.2 FEATURES

1.3 APPLICATION

1.4 GENERAL SPECIFICATIONS

1.5 MECHANICAL SPECIFICATIONS

------------------------------------------------------- 4

2. ABSOLUTE MAXIMUM RATINGS ------------------------------------------------------- 5

2.1 ABSOLUTE RATINGS OF ENVIRONMENT

2.2 ELECTRICAL ABSOLUTE RATINGS

2.2.1 TFT LCD MODULE

2.2.2 BACKLIGHT UNIT

3. ELECTRICAL CHARACTERISTICS

3.1 TFT LCD MODULE

3.2 BACKLIGHT UNIT

------------------------------------------------------- 7

4. BLOCK DIAGRAM ------------------------------------------------------- 12

4.1 TFT LCD MODULE

4.2 BACKLIGHT UNIT

5. INPUT TERMINAL PIN ASSIGNMENT ------------------------------------------------------- 13

5.1 TFT LCD MODULE

5.2 BACKLIGHT UNIT

5.3 TIMING DIAGRAM OF LVDS INPUT SIGNAL

5.4 COLOR DATA INPUT ASSIGNMENT

5.5 EDID DATA STRUCTURE

6. INTERFACE TIMING ------------------------------------------------------- 19

6.1 INPUT SIGNAL TIMING SPECIFICATIONS

6.2 POWER ON/OFF SEQUENCE

7. OPTICAL CHARACTERISTICS ------------------------------------------------------- 21

7.1 TEST CONDITIONS

7.2 OPTICAL SPECIFICATIONS

8. PRECAUTIONS ------------------------------------------------------- 25

8.1 ASSEMBLY AND HANDLING PRECAUTIONS

8.2 SAFETY PRECAUTIONS

9. PACKING ------------------------------------------------------- 26

9.1 CARTON

9.2 PALLET

10. DEFINITION OF LABELS
10

.1 CMO MODULE LABEL

10.2 CMO CARTON LABEL

------------------------------------------------------- 28

2 / 28

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 3.0

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

Issued Date: Mar. 12, 2009

Model No.: N154Z3 - L03

Approval

REVISION HISTORY

Version Date

Ver 3.0 2009,03,12 All All Approval Specification was first issued.

Page

(New)

Section Description

3 / 28

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 3.0

www.panelook.com

Global LCD Panel Exchange Center

1. GENERAL DESCRIPTION

1.1 OVERVIEW

N154Z3 - L03 is a 15.4” TFT Liquid Crystal Display module with single CCFL Backlight unit and 30 pins

LVDS interface. This module supports 1680 x 1050 Wide-SXGA+ mode and can display 262,144 colors.

The optimum viewing angle is at 6 o’clock direction. The inverter module for Backlight is not built in.

1.2 FEATURES

- Thin and High Brightness

- WSXGA+ (1680 x 1050 pixels) resolution

- DE only mode

- 3.3V LVDS (Low Voltage Differential Signaling) interface with 2 pixel/clock

- Meet RoHS requirement

www.panelook.com

Issued Date: Mar. 12, 2009

Model No.: N154Z3 - L03

Approval

1.3 APPLICATION

- TFT LCD Notebook

1.4 GENERAL SPECIFICATI0NS

Item Specification Unit Note
Active Area 331.2 (H) x 207.0 (V) (15.4 inch Diagonal) mm
Bezel Opening Area 334.7 (H) x 210.5 (V) mm
Driver Element a-si TFT active matrix - ­Pixel Number 1680 x 3 (RGB) x 1050 pixel ­Pixel Pitch 0.1971 x 0.1971 mm ­Pixel Arrangement RGB vertical stripe - ­Display Colors 262,144 color ­Transmissive Mode Normally white - ­Surface Treatment Hard coating (3H), Anti-glare - -

1.5 MECHANICAL SPECIFICATIONS

Item Min. Typ. Max. Unit Note

Horizontal (H) 343.5 344 344.5 mm

Module Size

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

Vertical (V) 221.5 222 222.5 mm
Depth (D) --- 6.2 6.5 mm

Weight --- 515 530 g -

(1)

(1)

4 / 28

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 3.0

www.panelook.com

Global LCD Panel Exchange Center

2. ABSOLUTE MAXIMUM RATINGS

2.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item Symbol

Storage Temperature TST -20 +60 ºC (1)
Operating Ambient Temperature TOP 0 +50 ºC (1), (2)
Shock (Non-Operating) S
Vibration (Non-Operating) V

Note (1) Temperature and relative humidity range is shown in the figure below.

(a) 90 %RH Max. (Ta Љ 40 ºC).

(b) Wet-bulb temperature should be 39 ºC Max. (Ta > 40 ºC).

(c) No condensation.

Note (2) The temperature of panel surface should be 0 ºC Min. and 50 ºC Max.

www.panelook.com

Min. Max.

- 200/2 G/ms (3), (5)

NOP

- 1.5 G (4), (5)

NOP

Value

Issued Date: Mar. 12, 2009

Model No.: N154Z3 - L03

Approval

Unit Note

Relative Humidity (%RH)

100

90

80

60

Operating Range

40

20
10

Storage Range

Temperature (ºC)

Note (3) 1 time for ± X, ± Y, ± Z. for Condition (200G / 2ms) is half Sine Wave,

8060-20 40 0 20 -40

Note (4) 10 ~ 200 Hz, 0.5 Hr / Cycle, 1 cycles for each X, Y, Z.

Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough

so that the module would not be twisted or bent by the fixture.

The fixing condition is shown as below:

LCD Module

Side Mount Fixing Screw

gap=2mm

Bracket

Side Mount Fixing Screw

Stage

5 / 28

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 3.0

www.panelook.com

Global LCD Panel Exchange Center

2.2 ELECTRICAL ABSOLUTE RATINGS

2.2.1 TFT LCD MODULE

Item Symbol

Power Supply Voltage VCC -0.3 +4.0 V
Logic Input Voltage VIN -0.3 VCC+0.3 V

2.2.2 BACKLIGHT UNIT

Item Symbol

Lamp Voltage VL -- 2.5K V
Lamp Current IL 3 7.0 mA
Lamp Frequency FL 40 80 KHz

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation

www.panelook.com

Value

Min. Max.

Value

Min. Max.

Unit Note

Unit Note

Issued Date: Mar. 12, 2009

Model No.: N154Z3 - L03

Approval

(1)

(1), (2), IL = 6.0 mA

RMS

RMS

(1), (2)

should be restricted to the conditions described under Normal Operating Conditions.

Note (2) Specified values are for lamp (Refer to 3.2 for further information).

6 / 28

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 3.0

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

Issued Date: Mar. 12, 2009

Model No.: N154Z3 - L03

3. ELECTRICAL CHARACTERISTICS

3.1 TFT LCD MODULE Ta = 25 ± 2 ºC

Parameter Symbol

Min. Typ. Max.
Power Supply Voltage Vcc 3.0 3.3 3.6 V ­Ripple Voltage VRP 50 mV ­Rush Current I

1.5 A (2)

RUSH

Initial Stage Current IIS 1.0 A (2)

Power Supply Current

LVDS Differential Input High Threshold V

LVDS Differential Input Low Threshold V

White 350 380 mA (3)a
Black

Lcc

TH(LVDS)

TL(LVDS)

490 520 mA (3)b

+100 mV

-100 mV

LVDS Common Mode Voltage VCM 1.125 1.375 V (5)
LVDS Differential Input Voltage |VID| 100 600 mV (5)
Terminating Resistor RT 100 Ohm
Power per EBL WG P

- 3.63 - W (4)

EBL

Note (1) The ambient temperature is Ta = 25 ± 2 ºC.

Value

Unit Note

Approval

(5),

=1.2V

V

CM

(5)

=1.2V

V

CM

Note (2) I

I

: the maximum current when VCC is rising

RUSH

: the maximum current of the first 100ms after power-on

IS

Measurement Conditions: Shown as the following figure. Test pattern: black.

(High to Low)

(Control Signal)

SW

+12V

+3.3V

R1

47K

R2

1K

47K

VR1

C1

1uF

Q1 2SK1475

C2

0.01uF

Q2

2SK1470

FUSE

C3

1uF

Vcc

(LCD Module Input)

7 / 28

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 3.0

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

Issued Date: Mar. 12, 2009

Model No.: N154Z3 - L03

Approval

Vcc rising time is 470us

VCC

0V

I

RUSH

470us

0.1Vcc

0.9Vcc

+3.3V

100ms

I

IS

ICC

Note (3) The specified power supply current is under the conditions at Vcc = 3.3 V, Ta = 25 ± 2 ºC, f

Hz, whereas a power dissipation check pattern below is displayed.

a. White Pattern

b. Black Pattern

= 60

v

Active Area

Active Area

Note (4) The specified power are the sum of LCD panel electronics input power and the inverter input

power. Test conditions are as follows.

(a) Vcc = 3.3 V, Ta = 25 ± 2 ºC, f

= 60 Hz,

v

(b) The pattern used is a black and white 32 x 36 checkerboard, slide #100 from the VESA file

“Flat Panel Display Monitor Setup Patterns”, FPDMSU.ppt.

(c) Luminance: 60 nits..

(d) The inverter used is provided from Sumida

. Please contact them for detail information. CMO

doesn’t provide the inverter in this product.

8 / 28

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 3.0

www.panelook.com

Global LCD Panel Exchange Center

|

|

|

|

Note (5) The parameters of LVDS signals are defined as the following figures.

www.panelook.com

Issued Date: Mar. 12, 2009

Model No.: N154Z3 - L03

Approval

Single Ended

Differential

V

V

V

0V

0V

CM

VID

VID

9 / 28

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 3.0

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

Issued Date: Mar. 12, 2009

Model No.: N154Z3 - L03

3.2 BACKLIGHT UNIT Ta = 25 ± 2 ºC

Parameter Symbol

Min. Typ. Max.

Lamp Input Voltage VL 675 730 945 V

Lamp Current I

Lamp Turn On Voltage V

L

S

2.0 (1),(2)

3.0
1140 (25
1580 (0

Operating Frequency FL 40 80 KHz (5)
Lamp Life Time LBL 15,000 Hrs (7)
Power Consumption PL 4.38 W (4), IL = 6.0 mA

Note (1) Lamp current is measured by utilizing a high frequency current meter as shown below:

Value

6.0 6.5 mA

o

C) V

o

C) V

Unit Note

I

RMS

RMS

(4)

RMS

(4)

RMS

Approval

= 6.0 mA

L

(1),(3)

HV (Pink)

LCD

LV (White)

Module

1

Inverter

2

A

Current Meter

Note (2) for burst mode inverter design

Note (3) for continuous mode inverter design

Note (4) The voltage that must be larger than Vs should be applied to the lamp for more than 1 second

after startup. Otherwise the lamp may not be turned on.

Note (5) The lamp frequency may produce interference with horizontal synchronous frequency from the

display, and this may cause line flow on the display. In order to avoid interference, the lamp

frequency should be detached from the horizontal synchronous frequency and its harmonics as far

as possible.

Note (6) P

L

= I

LVL

Note (7) The lifetime of lamp can be defined as the time in which it continues to operate under the condition

Ta = 25 2

o

C and IL = 6.0 mArms until one of the following events occurs:

(a) When the brightness becomes or lower than 50% of its original value.

(b) When the effective ignition length becomes or lower than 80% of its original value.

(The effective ignition length is a scope that luminance is over 70% of that at the center point.)

Note (8) The waveform of the voltage output of inverter must be area-symmetric and the design of the

inverter must have specifications for the modularized lamp. The performance of the Backlight,

such as lifetime or brightness, is greatly influenced by the characteristics of the DC-AC inverter for

the lamp. All the parameters of an inverter should be carefully designed to avoid generating too

much current leakage from high voltage output of the inverter. When designing or ordering the

10 / 28

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 3.0

www.panelook.com

Global LCD Panel Exchange Center

inverter please make sure that a poor lighting caused by the mismatch of the Backlight and the

inverter (miss-lighting, flicker, etc.) never occurs. If the above situation is confirmed, the module

should be operated in the same manners when it is installed in your instrument.

The output of the inverter must have symmetrical (negative and positive) voltage waveform and

symmetrical current waveform.(Unsymmetrical ratio is less than 10%) Please do not use the inverter,

which has unsymmetrical voltage and unsymmetrical current and spike wave. Lamp frequency may

produce interface with horizontal synchronous frequency and as a result this may cause beat on the

display. Therefore lamp frequency shall be as away possible from the horizontal synchronous

frequency and from its harmonics in order to prevent interference.

Requirements for a system inverter design, which is intended to have a better display performance, a

www.panelook.com

Issued Date: Mar. 12, 2009

Model No.: N154Z3 - L03

Approval

better power efficiency and a more reliable lamp. It shall help increase the lamp lifetime and reduce its

leakage current.

a. The asymmetry rate of the inverter waveform should be 10% below;

b. The distortion rate of the waveform should be within Ѕ2 ± 10%;

c. The ideal sine wave form shall be symmetric in positive and negative polarities.

* Asymmetry rate:

I p

I -p

| I

* Distortion rate

I

– I –p | / I

p

(or I –p) / I

p

rms

rms

* 100%

11 / 28

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 3.0

www.panelook.com

Global LCD Panel Exchange Center

)

4. BLOCK DIAGRAM

4.1 TFT LCD MODULE

www.panelook.com

Issued Date: Mar. 12, 2009

Model No.: N154Z3 - L03

Approval

LVD S dis pla y

INPUT CONNECTOR

Data & Clock

Vcc

GND

Data

EDID

CLK

EDID

V

EDID

VL

LAMP CONNECTOR

4.2 BACKLIGHT UNIT

LVDS INPUT /

TIMING CONTROLLER

DC/DC CONVERTER &

REFERENCE VOLTAGE

GENERATOR

EDID

EEPROM

SCAN DRIVER IC

TFT LCD PANEL

DATA DRIVER IC

BACKLIGHT UNIT

1 HV (Pink)

2 LV (White

12 / 28

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 3.0

www.panelook.com

Global LCD Panel Exchange Center

5. INPUT TERMINAL PIN ASSIGNMENT

5.1 TFT LCD MODULE

Pin Symbol Description Polarity Remark

1 Vss Ground
2 VCC Power Supply +3.3 V (typical)
3 VCC Power Supply +3.3 V (typical)
4 V
5 NC Non-Connection
6 CLK
7 DATA
8 RXO0- LVDS Differential Data Input (Odd) Negative

9 RXO0+ LVDS Differential Data Input (Odd) Positive
10 Vss Ground
11 RXO1- LVDS Differential Data Input (Odd) Negative
12 RXO1+ LVDS Differential Data Input (Odd) Positive
13 Vss Ground
14 RXO2- LVDS Differential Data Input (Odd) Negative
15 RXO2+ LVDS Differential Data Input (Odd) Positive
16 Vss Ground
17 RXOC- LVDS Clock Data Input (Odd) Negative
18 RXOC+ LVDS Clock Data Input (Odd) Positive
19 Vss Ground

20 RXE0- LVDS Differential Data Input (Even) Negative
21 RXE0+ LVDS Differential Data Input (Even) Positive

22 Vss Ground
23 RXE1- LVDS Differential Data Input (Even) Negative
24 RXE1+ LVDS Differential Data Input (Even) Positive
25 Vss Ground
26 RXE2- LVDS Differential Data Input (Even) Negative
27 RXE2+ LVDS Differential Data Input (Even) Positive
28 Vss Ground
29 RXEC- LVDS Clock Data Input (Even) Negative
30 RXEC+ LVDS Clock Data Input (Even) Positive

Note (1) Connector Part No.: JAE-FI-XB30SL-HF10 or equivalent

DDC 3.3V Power

EDID

DDC Clock

EDID

DDC Data

EDID

www.panelook.com

Issued Date: Mar. 12, 2009

Model No.: N154Z3 - L03

Approval

Note (2) User’s connector Part No: FI-X30C2L or equivalent

Note (3) The first pixel is odd as shown in the following figure.

13 / 28

Version 3.0

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

5.2 BACKLIGHT UNIT

Pin Symbol Description Color

1 HV High Voltage Pink
2 LV Ground Black

Note (1) Connector Part No.: JST-BHSR-02VS-1 or equivalent

Note (2) User’s connector Part No.: JST-SM02B-BHSS-1-TB or equivalent

5.3 TIMING DIAGRAM OF LVDS INPUT SIGNAL

RXOC+/-

www.panelook.com

Issued Date: Mar. 12, 2009

Model No.: N154Z3 - L03

Approval

RXO2+/-

RXO1+/-

RXO0+/-

RXEC+/-

RXE2+/-

RXE1+/-

T/7

IN20 IN19 IN18 IN17 IN16 IN15 IN14

DE OB5 OB4 OB3 OB2 Vsync Hsync

IN13 IN12 IN11 IN10 IN9 IN8 IN7

OB1 OG4 OG3 OG2 OG1OB0 OG5

IN6 IN5 IN4 IN3 IN2 IN1 IN0

OG0 OR3 OR2 OR1 OR0OR5 OR4

Signal for 1 DCLK Cycle (T)

T/7

IN20 IN19 IN18 IN17 IN16 IN15 IN14

DE EB5

IN13 IN12 IN11 IN10 IN9 IN8 IN7

EB1 EG4 EG3 EG2 EG1 EB0 EG5

E

EB3 EB2 Vsync Hsync

RXE0+/-

IN6 IN5 IN4 IN3 IN2 IN1 IN0

EG0 ER3 ER2 ER1 ER0 ER5 ER4

Signal for 1 DCLK Cycle (T)

14 / 28

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 3.0

www.panelook.com

Global LCD Panel Exchange Center

5.4 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 6-bit gray scale data input for

the color. The higher the binary input, the brighter the color. The table below provides the assignment of

color versus data input.

Color

R5 R4 R3 R2 R1 R0 G5 G4 G3 G2 G1 G0 B5 B4 B3 B2 B1 B0
Black
Red
Green

Basic
Colors

Gray
Scale
Of
Red

Gray
Scale
Of
Green

Gray
Scale
Of
Blue

Note (1) 0: Low Level Voltage, 1: High Level Voltage

Blue
Cyan
Magenta
Yellow
White
Red(0)/Dark
Red(1)
Red(2)

:

:
Red(61)
Red(62)
Red(63)
Green(0)/Dark
Green(1)
Green(2)

:

:
Green(61)
Green(62)
Green(63)
Blue(0)/Dark
Blue(1)
Blue(2)

:

:
Blue(61)
Blue(62)
Blue(63)

0

0

1

1

0

0

0

0

0

0

1

1

1

1

1

1

0

0

0

0

0

0

:

:

:

:

1

1

1

1

1

1

0

0

0

0

0

0

:

:

:

:

0

0

0

0

0

0

0

0

0

0

0

0

:

:

:

:

0

0

0

0

0

0

www.panelook.com

Issued Date: Mar. 12, 2009

Model No.: N154Z3 - L03

Approval

Data Signal

Red Green Blue

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

1

1

1

1

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

1

1

1

1

1

1

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

1

1

1

1

1

1

0

0

0

0

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

0

0

0

0

0

0

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

0

0

0

0

0

0

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

1

0

0

0

0

0

0

0

0

0

0

0

0

0

0

1

0

0

0

0

0

0

0

0

0

0

0

0

0

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

1

1

0

1

0

0

0

0

0

0

0

0

0

0

0

0

1

1

1

0

0

0

0

0

0

0

0

0

0

0

0

0

1

1

1

1

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

1

0

0

0

0

0

0

0

0

0

0

0

0

0

0

1

0

0

0

0

0

0

0

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

0

0

0

0

1

1

1

1

0

1

0

0

0

0

0

0

0

0

0

0

1

1

1

1

1

0

0

0

0

0

0

0

0

0

0

0

1

1

1

1

1

1

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

1

0

0

0

0

0

0

0

0

0

0

0

0

0

0

1

0

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

0

0

0

0

0

0

0

0

0

0

1

1

1

1

0

1

0

0

0

0

0

0

0

0

0

0

1

1

1

1

1

0

0

0

0

0

0

0

0

0

0

0

1

1

1

1

1

1

15 / 28

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 3.0

www.panelook.com

Global LCD Panel Exchange Center

5.5 EDID DATA STRUCTURE

The EDID (Extended Display Identification Data) data formats are to support displays as defined in the

VESA Plug & Display and FPDI standards.

Byte #

(decimal)

10 0A
11 0B
12 0C
13 0D
14 0E
15 0F
16 10
17 11
18 12
19 13
20 14
21 15
22 16
23 17
24 18
25 19
26 1A
27 1B
28 1C
29 1D
30 1E
31 1F
32 20
33 21
34 22
35 23
36 24
37 25
38 26
39 27
40 28
41 29

Byte #

(hex)

0 0
1 1
2 2
3 3
4 4
5 5
6 6
7 7
8 8
9 9

Field Name and Comments

Header
Header
Header
Header
Header
Header
Header
Header
EISA ID manufacturer name (“CMO”)
EISA ID manufacturer name (Compressed ASCII)
ID product code (N154Z3-L03) 64
ID product code (hex LSB first; N154Z3-L03) 15
ID S/N (fixed “0”)
ID S/N (fixed “0”)
ID S/N (fixed “0”)
ID S/N (fixed “0”)
Week of manufacture (fixed week code)
Year of manufacture (fixed year code)
EDID structure version # (“1”)
EDID revision # (“3”)
Video I/P definition (“digital”)
Max H image size (“33.12 cm”)
Max V image size (“20.7 cm”)
Display Gamma (Gamma = ”2.2”)
Feature support (“Active off, RGB Color”)
Rx1, Rx0, Ry1, Ry0, Gx1, Gx0, Gy1, Gy0 F4
Bx1, Bx0, By1, By0, Wx1, Wx0, Wy1, Wy0 25
Rx=0.577 93
Ry=0.339 56
Gx=0.313 50
Gy=0.555 8E
Bx=0.160 29
By=0.154 27
Wx=0.313 50
Wy=0.329 54
Established timings 1
Established timings 2
Manufacturer’s reserved timings
Standard timing ID # 1
Standard timing ID # 1
Standard timing ID # 2
Standard timing ID # 2

www.panelook.com

Issued Date: Mar. 12, 2009

Model No.: N154Z3 - L03

Approval

Value

(hex)

00 00000000
FF 11111111
FF 11111111
FF 11111111
FF 11111111
FF 11111111
FF 11111111
00 00000000
0D 00001101
AF 10101111

00 00000000
00 00000000
00 00000000
00 00000000
12 00010010
12 00010010
01 00000001
03 00000011
80 10000000
21 00100001
14 00010100
78 01111000
0A 00001010

00 00000000
00 00000000
00 00000000
01 00000001
01 00000001
01 00000001
01 00000001

Value

(binary)

01101000
00010101

11110 100
00100101
10010011
01010110
01010000

10001110
00101001

00100111
01010000
01010100

16 / 28

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 3.0

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

Issued Date: Mar. 12, 2009

Model No.: N154Z3 - L03

Approval

Byte #

(decimal)

42 2A
43 2B
44 2C
45 2D
46 2E
47 2F
48 30
49 31
50 32
51 33
52 34
53 35
54 36 Detailed timing description # 1 Pixel clock (“108.47MHz”, According

55 37
56 38
57 39
58 3A
59 3B
60 3C
61 3D
62 3E
63 3F
64 40
65 41 # 1 H sync offset : H sync pulse width : V sync offset : V sync width

66 42
67 43
68 44
69 45
70 46
71 47 # 1 Non-interlaced, Normal, no stereo, Separate sync, H/V pol

72 48
73 49
74 4A
75 4B # 2 FE (hex) defines ASCII string (Model Name “N154Z3-L03”,

76 4C
77 4D
78 4E
79 4F
80 50
81 51
82 52
83 53
84 54

Byte #

(hex)

Field Name and Comments

Standard timing ID # 3
Standard timing ID # 3
Standard timing ID # 4
Standard timing ID # 4
Standard timing ID # 5
Standard timing ID # 5
Standard timing ID # 6
Standard timing ID # 6
Standard timing ID # 7
Standard timing ID # 7
Standard timing ID # 8
Standard timing ID # 8

to VESA CVT Rev1.1)
# 1 Pixel clock (hex LSB first)
# 1 H active (“1680”)
# 1 H blank (“32”)
# 1 H active : H blank (“1680 : 32”)
# 1 V active (”1050”)
# 1 V blank (”6”)
# 1 V active : V blank (”1050 : 6”)
# 1 H sync offset (”10”)
# 1 H sync pulse width ("6”)
# 1 V sync offset : V sync pulse width (”1 : 1”)

(”10: 6 : 1 : 1”)
# 1 H image size (”331.2 mm”)
# 1 V image size (”207.0 mm”)
# 1 H image size : V image size (”331.2 : 207”)
# 1 H boarder (”0”)
# 1 V boarder (”0”)

Negatives
Detailed timing description # 2
# 2 Flag
# 2 Reserved

ASCII)
# 2 Flag
# 2 1st character of name (“N”)
# 2 2nd character of name (“1”)
# 2 3rd character of name (“5”)
# 2 4th character of name (“4”)
# 2 5th character of name (“Z”)
# 2 6th character of name (“3”)
# 2 7th character of name (“-”)

# 2 8th character of name (“L”)

Value

(hex)

01 00000001
01 00000001
01 00000001
01 00000001
01 00000001
01 00000001
01 00000001
01 00000001
01 00000001
01 00000001
01 00000001
01 00000001

5F 01111100

2A 00101110
90 10010000
20 10100000
60 01100000
1A 00011010
06 00011110
40 01000000
0A 00110000
06 00100000

11 00110110

00 00000000

4B 01001011
CF 110 0 1111
10 00010000
00 00000000
00 00000000

18 00011000

00 00000000
00 00000000
00 00000000

FE 11111110

00 00000000
4E 01001110
31 00110001
35 00110101
34 00110100
5A 01011010
33 00110011
2D 00101101

4C 01001100

Value

(binary)

17 / 28

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 3.0

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

Issued Date: Mar. 12, 2009

Model No.: N154Z3 - L03

Approval

Byte #

(decimal)

85 55
86 56
87 57
88 58
89 59
90 5A
91 5B
92 5C
93 5D
94 5E
95 5F
96 60
97 61
98 62

99 63
100 64
101 65
102 66
103 67
104 68
105 69
106 6A
107 6B
108 6C
109 6D
110 6E

111 6F # 4 FE (hex) defines ASCII string (Model Name“N154Z3-L03”,

112 70
113 71
114 72
115 73
116 74
117 75
118 76
119 77
120 78
121 79
122 7A
123 7B
124 7C
125 7D
126 7E
127 7F

Byte #

(hex)

Field Name and Comments

# 2 9th character of name (“0”)
# 2 9th character of name (“3”)
# 2 New line character indicates end of ASCII string
# 2 Padding with “Blank” character
# 2 Padding with “Blank” character
Detailed timing description # 3
# 3 Flag
# 3 Reserved
# 3 FE (hex) defines ASCII string (Vendor “CMO”, ASCII)
# 3 Flag
# 3 1st character of string (“C”)
# 3 2nd character of string (“M”)
# 3 3rd character of string (“O”)
# 3 New line character indicates end of ASCII string
# 3 Padding with “Blank” character
# 3 Padding with “Blank” character
# 3 Padding with “Blank” character
# 3 Padding with “Blank” character
# 3 Padding with “Blank” character
# 3 Padding with “Blank” character
# 3 Padding with “Blank” character
# 3 Padding with “Blank” character
# 3 Padding with “Blank” character
Detailed timing description # 4
# 4 Flag
# 4 Reserved

ASCII)
# 4 Flag
# 4 1st character of name (“N”) 4E
# 4 2nd character of name (“1”) 31
# 4 3rd character of name (“5”) 35
# 4 4th character of name (“4”) 34
# 4 5th character of name (“Z”) 5A
# 4 6th character of name (“3”) 33
# 4 7th character of name (“-”) 2D
# 4 8th character of name (“L”) 4C
# 4 9th character of name (“0”)
# 4 9th character of name (“3”)
# 4 New line character indicates end of ASCII string
# 4 Padding with “Blank” character
# 4 Padding with “Blank” character
Extension flag
Checksum

Value

(hex)

30 00110000
33 00110100
0A 00001010
20 00100000
20 00100000
00 00000000
00 00000000
00 00000000
FE 11111110
00 00000000
43 01000011
4D 01001101
4F 01001111
0A 00001010
20 00100000
20 00100000
20 00100000
20 00100000
20 00100000
20 00100000
20 00100000
20 00100000
20 00100000
00 00000000
00 00000000
00 00000000

FE 11111110

00 00000000

30 00110000
33 00110100
0A 00001010
20 00100000
20 00100000
00 00000000
F9 10110110

Value

(binary)

01001110
00110001
00110101
00110100
01011010

00110011
00101101
01001100

18 / 28

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 3.0

www.panelook.com

Global LCD Panel Exchange Center

6. INTERFACE TIMING

6.1 INPUT SIGNAL TIMING SPECIFICATIONS

The input signal timing specifications are shown as the following table and timing diagram.

Signal Item Symbol Min. Typ. Max. Unit Note

DCLK Frequency 1/Tc 53.6 59.6 62.6 MHz (2)

Vertical Total Time TV 1057 1080 1090 TH -

Vertical Active Display Period TVD 1050 1050 1050 TH -

DE

Note (1) Because of this module is operated by DE only mode, Hsync and Vsync are ignored.

(2) 2 channels LVDS input.

Vertical Active Blanking Period TVB TV-TVD 30 TV-TVD TH -

Horizontal Total Time TH 890 920 1010 Tc (2)

Horizontal Active Display Period THD 840 840 840 Tc (2)

Horizontal Active Blanking Period THB

www.panelook.com

TH-THD

80

Issued Date: Mar. 12, 2009

Model No.: N154Z3 - L03

Approval

TH-THD

Tc (2)

DE

DCLK

DE

DATA

INPUT SIGNAL TIMING DIAGRAM

TC

HD

T

19 / 28

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 3.0

www.panelook.com

Global LCD Panel Exchange Center

6.2 POWER ON/OFF SEQUENCE

www.panelook.com

Issued Date: Mar. 12, 2009

Model No.: N154Z3 - L03

Approval

- Power Supply

for LCD, Vcc

- LVDS Interface

0V

0V

- Power for Lamp

Timing Specifications:

0.5 Љ t1 Љ 10 ms

0 Љ t2 Љ 50 ms

0 Љ t3 Љ 50 ms

t4 Њ 500 ms

Power On

90%

10%

Power Off

90%

t1

t3t2

Valid Data

t6t5

50%50%

ONOFF OFF

Restart

t7

10%

t4

t5 Њ 200 ms

t6 Њ 200 ms

Note (1) Please follow the power on/off sequence described above. Otherwise, the LCD module might be

damaged.

Note (2) Please avoid floating state of interface signal at invalid period. When the interface signal is invalid, be

sure to pull down the power supply of LCD Vcc to 0 V.

Note (3) The Backlight inverter power must be turned on after the power supply for the logic and the

interface signal is valid. The Backlight inverter power must be turned off before the power supply

for the logic and the interface signal is invalid.

Note (4) Sometimes some slight noise shows when LCD is turned off (even backlight is already off). To

avoid this phenomenon, we suggest that the Vcc falling time is better to follow 1Љt7Љ10 ms.

20 / 28

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 3.0

www.panelook.com

Global LCD Panel Exchange Center

7. OPTICAL CHARACTERISTICS

7. 1 TEST CONDITIONS

Item Symbol Value Unit
Ambient Temperature Ta
Ambient Humidity Ha
Supply Voltage VCC 3.3 V
Input Signal According to typical value in "3. ELECTRICAL CHARACTERISTICS"
Inverter Current IL 6.0 mA
Inverter Driving Frequency FL 61 KHz
Inverter Sumida H05-4915

The relative measurement methods of optical characteristics are shown in 7.2. The

following items should be measured under the test conditions described in 7.1 and stable

environment shown in Note (5).

7.2 OPTICAL SPECIFICATIONS

Item Symbol Condition Min. Typ. Max. Unit Note

Contrast Ratio CR 350 500 -- - (2), (5)

Response Time

Average Luminance of White L

Red

Color
Chromaticity

White Variation of 5 Points δW

Viewing Angle

Green

Blue

White

Horizontal

Vertical

www.panelook.com

Issued Date: Mar. 12, 2009

Model No.: N154Z3 - L03

Approval

o

25±2

50±10

TR -- 2 5 ms

-- 6 11 ms

T

F

170 200 -- cd/m2(4), (5)

AVE

Rx
Ry
Gx
Gy
Bx
By

θ

=0° , θY =0°

x

Viewing Normal

Angle

TYP

-0.03

0.577

0.339

0.313

0.555

0.160

0.154

TYP

+0.03

Wx 0.313 -­Wy

5p

θ

=0° , θY =0° 80 -- -- % (5),(6)

x

0.329

θx+ 70 80 --

- 70 80 --

θ

x

θY+ 60 70 --

-

θ

Y

CR≥10

60 70 --

C

%RH

--

--

--

--

--

--

--

Deg. (1), (5)

(3)

(1)

21 / 28

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 3.0

www.panelook.com

Global LCD Panel Exchange Center

Note (1) Definition of Viewing Angle (θx, θy):

www.panelook.com

Issued Date: Mar. 12, 2009

Model No.: N154Z3 - L03

Approval

Normal

θx = θy = 0º

θy- θy+

θX- = 90º

6 o’clock

θ

y- = 90º

x-

y-

Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

Contrast Ratio (CR) = L63 / L0

L63: Luminance of gray level 63

L 0: Luminance of gray level 0

CR = CR (1)

CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (6).

θx−

θx+

y+

12 o’clock direction

θ

y+ = 90º

x+

θX+ = 90º

Note (3) Definition of Response Time (T

100%

90%

Optical

Response

10%

0%

T

R

66.67 ms

, TF):

R

22 / 28

T

F

66.67 ms

Time

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 3.0

www.panelook.com

Global LCD Panel Exchange Center

(

)

www.panelook.com

Issued Date: Mar. 12, 2009

Model No.: N154Z3 - L03

Approval

Note (4) Definition of Average Luminance of White (L

Measure the luminance of gray level 63 at 5 points

L

= [L (1)+ L (2)+ L (3)+ L (4)+ L (5)] / 5

AVE

L (x) is corresponding to the luminance of the point X at Figure in Note (6)

Note (5) Measurement Setup:

The LCD module should be stabilized at given temperature for 20 minutes to avoid abrupt

temperature change during measuring. In order to stabilize the luminance, the measurement

should be executed after lighting Backlight for 20 minutes in a windless room.

LCD Module

LCD Panel

USB2000

AVE

):

CS-1000T

Center of the Screen

500 mm

Note (6) Definition of White Variation (δW):

Measure the luminance of gray level 63 at 5 points

δW

= Minimum [L (1)+ L (2)+ L (3)+ L (4)+ L (5)] / Maximum [L (1)+ L (2)+ L (3)+ L (4)+ L (5)]

5p

W/4 W

H

H/4

H/2

2 3

Horizontal Line

W

/2 3W/4

1

Light Shield Room

Ambient Luminance < 2 lux

: Test Point

X

X=1 to 5

Vertical Line

3H/4

4

5

Active Area

23 / 28

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 3.0

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

Issued Date: Mar. 12, 2009

Model No.: N154Z3 - L03

Approval

8. PRECAUTIONS

8.1 ASSEMBLY AND HANDLING PRECAUTIONS

(1) Do not apply rough force such as bending or twisting to the module during assembly.

(2) To assemble or install module into user’s system can be only in clean working areas. The dust and oil

may cause electrical short or worsen the polarizer.

(3) It’s not permitted to have pressure or impulse on the module because the LCD panel and Backlight will

be damaged.

(4) Always follow the correct power sequence when LCD module is connecting and operating. This can

prevent damage to the CMOS LSI chips during latch-up.

(5) Do not pull the I/F connector in or out while the module is operating.

(6) Do not disassemble the module.

(7) Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and

easily scratched.

(8) It is dangerous that moisture come into or contacted the LCD module, because moisture may damage

LCD module when it is operating.

(9) High temperature or humidity may reduce the performance of module. Please store LCD module within

the specified storage conditions.

(10) When ambient temperature is lower than 10ºC may reduce the display quality. For example, the

response time will become slowly, and the starting voltage of CCFL will be higher than room

temperature.

8.2 SAFETY PRECAUTIONS

(1) The startup voltage of Backlight is approximately 1000 Volts. It may cause electrical shock while

assembling with inverter. Do not disassemble the module or insert anything into the Backlight unit.

(2) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In

case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.

(3) After the module’s end of life, it is not harmful in case of normal operation and storage.

24 / 28

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 3.0

www.panelook.com

Global LCD Panel Exchange Center

9. PACKING

9.1 CARTON

www.panelook.com

Issued Date: Mar. 12, 2009

Model No.: N154Z3 - L03

Approval

Figure. 9-1 Packing method

25 / 28

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 3.0

www.panelook.com

Global LCD Panel Exchange Center

9.2 PALLET

www.panelook.com

Issued Date: Mar. 12, 2009

Model No.: N154Z3 - L03

Approval

Figure. 9-2 Packing method

26 / 28

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 3.0

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

Issued Date: Mar. 12, 2009

Model No.: N154Z3 - L03

Approval

10. DEFINITION OF LABELS

10.1 CMO MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.

N141X5 - L03 Rev.XX

01A

-

X X X X X X X Y M D L N N N N

C P 1 3 5 4 4 8 - 0 1

(a) Model Name: N54Z3 - L03

(b) Revision: Rev. XX, for example: A1, …, C1, C2 …etc.

(c) Serial ID: X X

X X X X X Y M D X N N N N

Serial ID includes the information as below:

(a) Manufactured Date: Year: 1~9, for 2001~2009

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1

st

to 31st, exclude I , O and U

E207943

MADE IN TAIWAN

Serial No.

CMO Internal Use

Year, Month, Date

CMO Internal Use

Revision

CMO Internal Use

(b) Revision Code: cover all the change

(c) Serial No.: Manufacturing sequence of product

10.2 CARTON LABEL

27 / 28

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 3.0

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com