One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
Version Date
Ver 3.0
Ver 3.1
Oct. 16, ‘03
Nov. 11, ‘03
Page
(New)
All
5
Section Description
All
1.5
www.panelook.com
Issued Date: Nov. 11, 2003
Model No.: N150X6 - L01
Approval
REVISION HISTORY
Approval Specification was first issued for Dell.
To modify Weight of typ. from 540 to 555
To modify Weight of max from 555 to 570
To add Weight of min. to be 540
4 / 33
Version 3.1
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
1. GENERAL DESCRIPTION
1.1 OVERVIEW
N150X6 - L01 is a 15.0” TFT Liquid Crystal Display module with burst mode inverter assemblies. This
module supports 1024 x 768 XGA mode and can display 262,144 colors. The optimum viewing angle is at 6
o’clock direction.
1.2 FEATURES
- Thin and Light Weight
- XGA (1024 x 768 pixels) resolution
- DE only mode
- 3.3V LVDS (Low Voltage Differential Signaling) interface with 1 pixel/clock
- SPWG (Standard Panel Working Group) Style B compatible
www.panelook.com
Issued Date: Nov. 11, 2003
Model No.: N150X6 - L01
Approval
- Single CCFL
- with Inverter
1.3 APPLICATION
- TFT LCD Notebook
1.4 GENERAL SPECIFICATI0NS
Item Specification Unit Note
Active Area 304.1 (H) x 228.1 (V) (15.0” diagonal) mm
Bezel Opening Area 307.8 (H) x 231.6 (V) mm
Driver Element a-si TFT active matrix - Pixel Number 1024 x R.G.B. x 768 pixel Pixel Pitch 0.297 (H) x 0.297 (V) mm Pixel Arrangement RGB vertical stripe - Display Colors 262,144 color Transmissive Mode Normally white - Surface Treatment Hard coating (3H), Anti-glare (Haze 25) - -
1.5 MECHANICAL SPECIFICATIONS
Item Min. Typ. Max. Unit Note
Horizontal(H) 316.8 317.3 317.8 mm (1)
Module Size
Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.
Vertical(V)
Depth(D) - 5.7 6.0 mm (1)
Weight - 555 570 g -
241.5 242 242.5 mm (1), (2)
252.83 253.33 254.03 mm (1), (3)
(1)
Note (2) Module vertical size without inverter.
Note (3) Module vertical size with inverter.
5 / 33
Version 3.1
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
2. ABSOLUTE MAXIMUM RATINGS
2.1 ABSOLUTE RATINGS OF ENVIRONMENT
Item Symbol
Storage Temperature TST -20 +60 ºC (1)
Storage Humidity HST 5 95 %RH (1)
Operating Ambient Temperature TOP 0 +50 ºC (1), (2)
Operating Ambient Humidity HOP 8 95 %RH (1)
Shock (Non-Operating) S
Vibration (Non-Operating) V
Note (1) (a) 90 %RH Max. (Ta Љ 40 ºC).
(b) Wet-bulb temperature should be 39 ºC Max. (Ta > 40 ºC).
(c) No condensation.
Note (2) The temperature of panel surface should be 0к min. and 50 к max.
Note (3) Condition for 50/18 G/ms is Rectangle Wave. Condition for 220/2 G/ms is Half Since Wave.
www.panelook.com
Issued Date: Nov. 11, 2003
Model No.: N150X6 - L01
Approval
Value
Min. Max.
-
NOP
- 1.5/10-200 G/Hz (4), (5)
NOP
50/18
220/2
Unit Note
G/ms (3), (4), (5)
Note (4) The fixing condition is shown as below:
Side Mount Fixing Screw
Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough
so that the module would not be twisted or bent by the fixture.
gap=2mm
Bracket
LCD Module
Side Mount Fixing Screw
Stage
6 / 33
Version 3.1
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
2.2 ELECTRICAL ABSOLUTE RATINGS
2.2.1 TFT LCD MODULE
Item Symbol
Power Supply Voltage VCC -0.3 +4.0 V
Logic Input Voltage VIN -0.3 VCC+0.3 V
2.2.2 BACKLIGHT UNIT
Item Symbol
Lamp Voltage VL - (2.5K) V
Lamp Current IL - (7.5) mA
Lamp Frequency FL - (80) KHz
Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation
should be restricted to the conditions described under Normal Operating Conditions.
www.panelook.com
Value
Min. Max.
Value
Min. Max.
Unit Note
Unit Note
Issued Date: Nov. 11, 2003
Model No.: N150X6 - L01
Approval
(1)
(1), (2), IL = 6.0 mA
RMS
RMS
(1), (2)
Note (2) Specified values are for lamp (Refer to 3.2 for further information).
3. ELECTRICAL CHARACTERISTICS
3.1 TFT LCD MODULE Ta = 25 ± 2 ºC
Parameter Symbol
Min. Typ. Max.
Power Supply Voltage Vcc 3.0 3.3 3.6 V Ripple Voltage VRP - 50 - mV Rush Current I
Power Supply Current
White - 320 360 mA (3)a
Black
- - 1.5 A (2)
RUSH
Lcc
- 440 480 mA (3)b
“H” Level VIL - - +100 mV - Logical Input Voltage
(LVDS)
“L” Level V
-100 - - mV -
IH
Terminating Resistor RT - 100 - Ohm -
Note (1) The module should be always operated within above ranges.
Note (2) Measurement Conditions:
+3.3V
Q1 2SK1475
R1
47K
(High to Low)
(Control Signal)
SW
+12V
C1
1uF
VR1
R2
1K
47K
0.01uF
Q2
2SK1470
C2
Value
FUSE
C3
1uF
Unit Note
Vcc
(LCD Module Input)
7 / 33
Version 3.1
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
Vcc rising time is 470μs
0.1Vcc
GND
www.panelook.com
Issued Date: Nov. 11, 2003
Model No.: N150X6 - L01
Approval
+3.3V
0.9Vcc
470μs
Note (3) The specified power supply current is under the conditions at Vcc = 3.3 V, Ta = 25 ± 2 ºC, f
Hz, whereas a power dissipation check pattern below is displayed.
a. White Pattern
Active Area
b. Black Pattern
Active Area
= 60
v
8 / 33
Version 3.1
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
Issued Date: Nov. 11, 2003
Model No.: N150X6 - L01
3.2 BACKLIGHT UNIT Ta = 25 ± 2 ºC
Parameter Symbol
Min. Typ. Max.
Lamp Input Voltage VL 660 V
Lamp Current IL 2.0 6.0 6.5 mA
Lamp Turn On Voltage VS
- 1130 (25
- 1355 (0
Operating Frequency FL (45) 60 (80) KHz (3)
Lamp Life Time LBL 15,000 - Hrs (5)
Power Consumption PL - 3.96 - W (4), IL = 6.0 mA
Note (1) Lamp current is measured by utilizing a high frequency current meter as shown below:
Value
o
C)V
o
C)V
Unit Note
I
RMS
(1)
RMS
(2)
RMS
(2)
RMS
Approval
= 6.0 mA
L
LCD
Module
HV (White)
LV (Black)
1
2
Current Meter
Inverter
A
Note (2) The voltage shown above should be applied to the lamp for more than 1 second after startup.
Otherwise the lamp may not be turned on.
Note (3) The lamp frequency may produce interference with horizontal synchronous frequency from the
display, and this may cause line flow on the display. In order to avoid interference, the lamp
frequency should be detached from the horizontal synchronous frequency and its harmonics as far
as possible.
Note (4) P
= IL VL
L
Note (5) The lifetime of lamp can be defined as the time in which it continues to operate under the condition
Ta = 25 2
o
C and IL = 6.0 mArms until one of the following events occurs:
(a) When the brightness becomes or lower than 50% of its original value.
(b) When the effective ignition length becomes or lower than 80% of its original value. (Effective
ignition length is defined as an area that has less than 70% brightness compared to the
brightness in the center point.)
Note (6) The waveform of the voltage output of inverter must be area-symmetric and the design of the
inverter must have specifications for the modularized lamp. The performance of the Backlight,
such as lifetime or brightness, is greatly influenced by the characteristics of the DC-AC inverter for
the lamp. All the parameters of an inverter should be carefully designed to avoid producing too
much current leakage from high voltage output of the inverter. When designing or ordering the
inverter please make sure that a poor lighting caused by the mismatch of the Backlight and the
inverter (miss-lighting, flicker, etc.) never occurs. If the above situation is confirmed, the module
should be operated in the same manners when it is installed in your instrument.
9 / 33
Version 3.1
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
4. BLOCK DIAGRAM
TFT LCD MODULE w/ INVERTER
Rxin0(+/-)
Rxin1(+/-)
Rxin2(+/-)
(JAE-FI-XB30SL-HF10)
INPUT CONNECTOR
CLK(+/-)
Vcc
GND
Data
CLK
V
EDID
EDID
EDID
Inputs for
Inverter
DC/AC INVERTER
MODULE
www.panelook.com
LVDS INPUT /
TIMING CONTROLLER
DC/DC CONVERTER &
REFERENCE VOLTAGE
GENERATOR
EDID
EEPROM
VL
LAMP CONNECTOR
(JST-BHSR-02VS-1)
Issued Date: Nov. 11, 2003
Model No.: N150X6 - L01
SCAN DRIVER IC
TFT LCD PANEL
(1024xR.G.B.x768)
DATA DRIVER IC
BACKLIGHT UNIT
Approval
5. INPUT TERMINAL PIN ASSIGNMENT
5.1 TFT LCD MODULE
Pin Symbol Description Polarity Remark
1 Vss Ground
2 Vcc Power Supply +3.3 V (typical)
3 Vcc Power Supply +3.3 V (typical)
4 V
5 BIST Panel BIST Enable
6 CLK
7 DATA
8 Rxin0- LVDS Differential Data Input Negative
9 Rxin0+ LVDS Differential Data Input Positive
10 Vss Ground
11 Rxin1- LVDS Differential Data Input Negative
38 26 Standard timing ID # 1 01 00000001
39 27 Standard timing ID # 1 01 00000001
40 28 Standard timing ID # 2 01 00000001
41 29 Standard timing ID # 2 01 00000001
Byte
#(hex)
Field Name and Comments Value
10 Week of manufacture (fixed) 0E 00001110
11 Year of manufacture (fixed) 0D 00001101
4B # 2 FE (hex) defines ASCII string (Model Name “N150X3”,
75
76 4C # 2 Flag 00 00000000
77 4D # 2 1st character of string (“N”) 4E 01001110
78 4E # 2 2nd character of string (“1”) 31 00110001
79 4F # 2 3rd character of string (“5”) 35 00110101
80 50 # 2 4th character of string (“0”) 30 00110000
81 51 # 2 5th character of string (“X”) 58 01011000
82 52 # 2 6th character of string (“6”) 36 00110110
83 53 # 2 New line character # 2 indicates end of ASCII string 20 00100000
84 54 # 2 Padding with “Blank” character 20 00100000
85 55 # 2 Padding with “Blank” character 20 00100000
86 56 # 2 Padding with “Blank” character 20 00100000
87 57 # 2 Padding with “Blank” character 20 00100000
ASCII)
www.panelook.com
Issued Date: Nov. 11, 2003
Model No.: N150X6 - L01
Approval
00 00000000
FE 11111110
14 / 33
Version 3.1
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
88 58 # 2 Padding with “Blank” character 20 00100000
89 59 # 2 Padding with “Blank” character 20 00100000
71 SMBUS value @ 20nits = 237d ED 11101101
72 SMBUS value @ 28nits = 201d C9 11001001
73 SMBUS value @ 40nits = 178d B2 10100010
74 SMBUS value @ 56nits = 157d 9D 10011101
75 SMBUS value @ 79nits = 132d 84 10000100
76 SMBUS value @ 111nits = 98d 62 01100010
77 SMBUS value @ 156nits = 61d 3D 00111101
78 SMBUS value @ 220nits = 0d 00 00000000
79 Numbers of LVDS Recevier chip = 1 01 00000001
7A # 4 New line character # 4 indicates end of Monitor name 00 00000000
7B # 4 Padding with “Blank” character 0A 00001010
7C # 4 Padding with “Blank” character 20 00100000
7D # 4 Padding with “Blank” character 20 00100000
7E Extension flag 00 00000000
7F Checksum 2C 00101100
st
character of string (“N”) 4E 01001110
nd
character of string (“1”) 31 00110001
rd
character of string (“5”) 35 00110101
th
character of string (“0”) 30 00110000
th
character of string (“X”) 58 01011000
th
character of string (“6”) 36 00110110
www.panelook.com
Issued Date: Nov. 11, 2003
Model No.: N150X6 - L01
Approval
FE 11111110
15 / 33
Version 3.1
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
5.5 EDID SIGINAL SPECIFICATION
(1) EDID Power
Parameter Symbol Conditions Min. Typ. Max. Unit
Power supply
voltage
Vcc Read Operation 2.2 — 5.5 V
www.panelook.com
Issued Date: Nov. 11, 2003
Model No.: N150X6 - L01
Approval
(2) DC characteristics
Symbol Min. Max. Unit Index
SCL, SDA terminal input voltage
Hysteresis Voltage VHYS 0.05 VCC— V
Output Voltage
Input Leak current
(Vin =0.1V~VCC)
Output Leak current ILO -10 10 uA
Terminal capacity(Input, Output) Cin, Cout— 10 pF
Operating current
High VoltageVIH
Low VoltageVIL —
VOL1
VOL2
ILI
ICC Write
ICC Read
0.7uV
—
-10
-10
—
CC
— V
0.3uV
CC
V
0.4
0.6
10
50
3
1
IOL=3mA, CC=2.5V
V
IOL=6mA, CC=2.5V
uA
Vout =0.1V~VCC,
Fclk=1.0MHz
mA
VCC=5.5V,
SCL=400KHz
WP=VSS
WP=VCC
WP=VSS
VCC=5.0V
Ta=250C,
Stillness current
(SDA=SCL=VCC)
(WP=VSS,A0,A1,A2=VSS)
ICCS —
30
100
uA
16 / 33
Version 3.1
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
VCC=3.0V
VCC=5.5V
www.panelook.com
Global LCD Panel Exchange Center
(3) AC characteristics (VCC=2.5~5.5V standard operation mode)
Item Symbol
Clock frequency Fclk — 100 — 400 KHz
Clock High Time THIGH 4000 —900 —
Clock Low Time TLOW 4700 —1300 —
SDA, SCL falling time TR — 1000 — 300
SDA, SCL rising time TF — 300 — 300
START hold time THD: STA 4000 —600 —
START setup time TSU: STA 4700 —600 —
Data input hold time THD: Data 0 —0 —
Data input setup time TSU: Data 250 —100 —
STOP setup time TSU: STO 4700 —600 —
Output decision time from
a clock
Bus free time TBUF 4700 —1300 —
Rising time of Min VIH,
VIL
Spike oppression TSP — 50— 50ns
A write-in cycle time TWR — 10— 10ms
The number of times of
data rewriting
TAA — 3500
TOF — 250
— 1M — 1M — cycles
www.panelook.com
VCC=2.5V-5.5V
(Standard operation
mode)
Min. Max. Min. Max. Unit Index
VCC=4.5V-5.5V
(High-speed
operation mode)
100 900
20 250
Issued Date: Nov. 11, 2003
Model No.: N150X6 - L01
Approval
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
CBЉ100pF
Byte and
page mode
VCC=5.0V
Ta=25
0
C,
17 / 33
Version 3.1
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
6. INVERTER SPECIFICATION
6.1 TYPE OF INVERTER CONNECTOR
Input connector: LVC-D20SFYG (HONDA)
Output connector: JST SM02B-BHSS-1-TB (JST)
6.2 BUILT-IN INVERTER INPUT PIN ASSIGNMENT
Issued Date: Nov. 11, 2003
Model No.: N150X6 - L01
Approval
Input connector
HONDA LVC-D20SFYG
Pin Function
1 INV_SRC
2 INV_SRC
3 INV_SRC
4 NC No Connection
5 GND Ground
6 5VSUS
7 5VALW
8 GND Ground
9 SMB_DAT
10 SMB_CLK
11 GND Ground
12 FPBACK
13 GND Ground
This power rail should be used as a power rail to drive the backlight
DC-AC converter
This power rail should be used as a power rail to drive the backlight
DC-AC converter
This power rail should be used as a power rail to drive the backlight
DC-AC converter
This should be used as power source for the control circuitry on the
inverter
This should be used as power source that stores the brightness/contrast
values & the circuit that interfaces with SMB_CLK & SMB_DAT
SMBus interface for sending brightness & contrast information to the
inverter/panel
SMBus interface for sending brightness & contrast information to the
inverter/panel
Control signal input into the inverter to turn the backlight ON & OFF (1 ON, 0 – OFF)
Comments
14 LAMP_STAT Lamp status (Feedback, Lamp On = 5v, Lamp Off 0v), from control chip
15 ~ 20 NC No Connection
6.3 BUILT-IN INVERTER OUTPUT PIN ASSIGNMENT
Output connector
JST SM02B-BHSS-1-TB
Pin Function
1
2
CFL-High High-voltage output to the CCFL
CFL-Low Low-voltage output to the CCFL
Comments
18 / 33
Version 3.1
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
6.4 GENERAL ELECTRICAL SPECIFICATION
6.4.1 Absolute Maximum Ratings
Items Absolute max. ratings Note
INV_SRC(V) -1.0~23.5
FPBACK/SMB_CLK/SMB_DAT(V) -1.0~5.5
6.4.2 Electrical Characteristics
www.panelook.com
Issued Date: Nov. 11, 2003
Model No.: N150X6 - L01
Approval
No. Item Symbol
1 Input Voltage INV_SRC 7.5 14.4 21 V
Input Signal Level for
2
5VSUS, 5VALW
Backlight
3
ON/OFF Control
Brightness Adjust
4
(Lamp Current Control)
5 Lamp Voltage VL IL = 6.3mA(typ) 627 660 693 Vrms
6 Output Current
4.85 5 5.2 V
ON
OFF
SMB_Data Control by SMBus FFH - 00H -
Iout (Min)
Iout (Max)
FPBACK=Hi, enable the
FPBACK=Lo, disable the
SMB_DAT=FFH Ta=25к, after
running 30 min.
SMB_DAT=00H Ta=25к, after
running 30 min.
Condition
inverter.
inverter.
Min. Typ. Max.Uint
2.0 - 5.25 V
-0.3 - 0.8 V
1.7 2.0 2.3 mArms
6.0 6.3 6.6 mArms
7 Operation Frequency Freq Vin=7.5V~21V 45 - 65 KHz
8 Burst mode frequency Vin=7.5~21V 200 - 220 Hz
9 Open Lamp Voltage Vopen No Load 1400- 1800Vrms
10 Striking Time Ts No Load 0.6 1 1.4 Sec
Vin=21V, Iout=Max
11 Efficiency K
(RES LOAD=100K ohm)
Remarks:
(1) Input Voltage
The operating input voltage of inverter shall be defined.
The inverter shall be igniting the CCFL lamp at minimum input voltage at any environment
conditions.
80 - - %
19 / 33
Version 3.1
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
(2) On/Off control
Enable: At “ON” condition (FPBACK=Hi), enable the inverter.
Disable: At “OFF” condition (FPB ACK=Lo), disable the inverter.
(3) Quiescent current
At the inverter “OFF” condition, input quiescent should be less than 0.1mA.
(4) Open lamp voltage
The inverter start-up output voltage will be above “Vopen” for “Ts” minimum at any condition under
specify until lamp to be ignited. The inverter should be shutdown if lamp ignition was failed in “Ts”
maximum. The inverter shall be capable of withstanding the output connections open without
component over-stress / fire / smoke /arc.
(5) Burst mode frequency
The burst mode frequency should be in specification in any environment condition and electrical
www.panelook.com
Issued Date: Nov. 11, 2003
Model No.: N150X6 - L01
Approval
condition.
(6) Power up Overshoot & Undershoot
Overshoot & Undershoot at power up should not exceed the following limits.
Vin
0ШVin(min.)
0ШVin(typ.)
0ШVin(max.)
dI=Imax.-Io or dI=(Io-Imin.)/Io
(7) Output connections short protection
The inverter shall be capable of withstanding the output connections short without damage or
over-stress. And the inverter maximum input power shall be limited within 1W.
Output current
Io(rms)
Iout(max.)
Iout(min.)
Iout(max.)
Iout(min.)
Iout(max.)
Iout(min.)
Overshoot/Undershoot
Io (dI)
150% / 50% 5 ms max.
150% / 50% 5 ms max.
150% / 50% 5 ms max.
Settling time
(dT)
20 / 33
Version 3.1
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
7. INTERFACE TIMING
7.1 INPUT SIGNAL TIMING SPECIFICATIONS
The input signal timing specifications are shown as the following table and timing diagram.
Signal Item SymbolMin. Typ. Max. Unit Note
DCLK Frequency 1/Tc 50 65 68 MHz -
Frame Time Cycle TV 771 806 850 TH -
DE
Note (1) Because this module is operated by DE only mode, Hsync and Vsync input signals should be set
to low logic level or ground. Otherwise, this module would operate abnormally.
Vertical Active Display Period TVD 768 768 768 TH -
One Line Scanning Time Cycle TH 120013441600 Tc -
Horizontal Active Display Period THD 102410241024 Tc -
www.panelook.com
Issued Date: Nov. 11, 2003
Model No.: N150X6 - L01
Approval
DE
DCLK
TC
DE
DATA
7.2 POWER ON/OFF SEQUENCE
Power Supply
for LCD, Vcc
- Interface Signal
(LVDS Signal of
Transmitter), V
- Power for Lamp
0V
0V
I
10%
INPUT SIGNAL TIMING DIAGRAM
Power On
90%
t1
Valid Data
ONOFF OFF
Power Off
90%
t6 t5
50%50%
HD
T
Restart
10%
t3 t2
t4
21 / 33
Version 3.1
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
Timing Specifications:
0.47 < t1 Љ 10 msec
0 < t2 Љ 50 msec
0 < t3 Љ 50 msec
t4 Њ 500 msec
t5 Њ 200 msec
t6 Њ 200 msec
Note (1) Please avoid floating state of interface signal at invalid period.
Note (2) When the interface signal is invalid, be sure to pull down the power supply of LCD Vcc to 0 V.
Note (3) The Backlight inverter power must be turned on after the power supply for the logic and the
interface signal is valid. The Backlight inverter power must be turned off before the power supply
for the logic and the interface signal is invalid.
www.panelook.com
Issued Date: Nov. 11, 2003
Model No.: N150X6 - L01
Approval
22 / 33
Version 3.1
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
8. OPTICAL CHARACTERISTICS
8.1 TEST CONDITIONS
Item Symbol Value Unit
Ambient Temperature Ta
Ambient Humidity Ha
Supply Voltage VCC 3.3 V
Input Signal According to typical value in "3. ELECTRICAL CHARACTERISTICS"
Inverter Current IL 6.0 mA
Inverter Driving Frequency FL (50) KHz
Inverter TBD
The relative measurement methods of optical characteristics are shown in 6.2. The following items
should be measured under the test conditions described in 6.1 and stable environment shown in Note (6).
8.2 OPTICAL SPECIFICATIONS
Item Symbol Condition Min. Typ. Max. Unit Note
Contrast Ratio CR 300 - - - (2), (6)
Response Time
Average Luminance of White L
White Variation
Cross Talk CT - - 3.0 % (5), (6)
Red
Color
Chromaticity
Viewing Angle
Green
Blue
White
Horizontal
Vertical
www.panelook.com
Issued Date: Nov. 11, 2003
Model No.: N150X6 - L01
Approval
o
25r2
50r10
TR - 6 10 ms
- 17 25 ms
T
F
200 220 - cd/m2(4), (6)
AVE
GW
Rx (0.594) Ry (0.342) -
=0q, TY =0q
T
x
Viewing Normal Angle
- - 1.25 - (6), (7)
Gx (0.317) Gy (0.530) Bx (0.150) -
Typ
-0.03
Typ
+0.03
By (0.130) Wx 0.313 Wy
Tx+
T
x
TY+
T
Y
CRt10
-
0.329
40 45 40 45 15 20 35 40 -
C
%RH
(3)
(1), (6)
-
Deg.
23 / 33
Version 3.1
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
Note (1) Definition of Viewing Angle (Tx, Ty):
www.panelook.com
Issued Date: Nov. 11, 2003
Model No.: N150X6 - L01
Approval
TX- = 90º
x-
6 o’clock
T
y- = 90º
y-
Note (2) Definition of Contrast Ratio (CR):
The contrast ratio can be calculated by the following expression.
Normal
Tx = Ty = 0º
Ty-Ty
Tx
Tx
y+
12 o’clock direction
T
y+ = 90º
x+
TX+ = 90º
Contrast Ratio (CR) = L63 / L0
L63: Luminance of gray level 63
L 0: Luminance of gray level 0
CR = CR (5)
CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (7).
Note (3) Definition of Response Time (T
100%
90%
Optical
Response
10%
0%
R
T
R
, TF):
Time
T
F
24 / 33
Version 3.1
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
A
A
www.panelook.com
Issued Date: Nov. 11, 2003
Model No.: N150X6 - L01
Approval
Note (4) Definition of Average Luminance of White (L
Measure the luminance of gray level 63 at 5 points
L
= [L (1)+ L (2)+ L (3)+ L (4)+ L (5)] / 5
AVE
L (x) is corresponding to the luminance of the point X at Figure in Note (7).
Note (5) Definition of Cross Talk (CT):
CT = | Y
– YA | / YA u 100 (%)
B
Where:
Y
= Luminance of measured location without gray level 0 pattern (cd/m2)
A
Y
= Luminance of measured location with gray level 0 pattern (cd/m2)
B
(0, 0)
ctive Area
Y
(D/8,W/2)
A, L
Gray 32
Y
(D/2,7W/8)
A, D
(D,W)
Y
(D/2,W/8)
A, U
Y
(7D/8,W/2)
A, R
AVE
):
(D/4,W/4)
Y
(D/8,W/2)
B, L
Y
(D/2,7W/8)
B, D
(0, 0)
ctive Area
Gray 0
Gray 32
Y
B, U
Y
B, R
(3D/4,3W/4)
(D,W)
(D/2,W/8)
(7D/8,W/2)
Note (6) Measurement Setup:
The LCD module should be stabilized at given temperature for 20 minutes to avoid abrupt
temperature change during measuring. In order to stabilize the luminance, the measurement
should be executed after lighting Backlight for 20 minutes in a windless room.
LCD Module
LCD Panel
Center of the Screen
500 mm
Photometer
(TOPCON BM-5A)
Field of View = 2º
Light Shield Room
(Ambient Luminance < 2 lux)
25 / 33
Version 3.1
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
Note (7) Definition of White Variation (GW):
Measure the luminance of gray level 63 at 5 points
GW = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]
www.panelook.com
Issued Date: Nov. 11, 2003
Model No.: N150X6 - L01
Approval
W
W/4
W/2
3W/4
Vertical Line
Horizontal Line
D
D/4D/23D/4
12
X
: Test Point
X=1 to 5
3
5
4
Active Area
26 / 33
Version 3.1
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
Issued Date: Nov. 11, 2003
Model No.: N150X6 - L01
Approval
9. PRECAUTIONS
9.1 ASSEMBLY AND HANDLING PRECAUTIONS
(1) Do not apply rough force such as bending or twisting to the module during assembly.
(2) To assemble or install module into user’s system can be only in clean working areas. The dust and oil
may cause electrical short or worsen the polarizer.
(3) It’s not permitted to have pressure or impulse on the module because the LCD panel and Backlight will
be damaged.
(4) Always follow the correct power sequence when LCD module is connecting and operating. This can
prevent damage to the CMOS LSI chips during latch-up.
(5) Do not pull the I/F connector in or out while the module is operating.
(6) Do not disassemble the module.
(7) Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and
easily scratched.
(8) It is dangerous that moisture come into or contacted the LCD module, because moisture may damage
LCD module when it is operating.
(9) High temperature or humidity may reduce the performance of module. Please store LCD module within
the specified storage conditions.
(10) When ambient temperature is lower than 10ºC may reduce the display quality. For example, the
response time will become slowly, and the starting voltage of CCFL will be higher than room
temperature.
9.2 SAFETY PRECAUTIONS
(1) The startup voltage of Backlight is approximately 1000 Volts. It may cause electrical shock while
assembling with inverter. Do not disassemble the module or insert anything into the Backlight unit.
(2) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In
case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
(3) After the module’s end of life, it is not harmful in case of normal operation and storage.
27 / 33
Version 3.1
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
10. DEFINITION OF LABELS
10.1 CMO MODULE LABEL
The barcode nameplate is pasted on each module as illustration, and its definitions are as following
explanation.
N150X6 - L01 Rev. XX
CHI MEI
OPTOELECTRONICS
(a) Model Name: N150X6 - L01
(b) Revision: Rev. XX: WS, ES : A1, A2, A3,…, etc.
CS & MP : C1, C2, C3,…,etc.
www.panelook.com
MADE INTAIWAN
X X X X X X X Y M D L N N N N
Issued Date: Nov. 11, 2003
Model No.: N150X6 - L01
Approval
E207943
MADE IN TAIWAN
Note: It will happen that revision code changed without product changed in developing duration because
of CMO internal stage change, for example: AX Æ B1, BX Æ C1.