One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 3.0
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
Issued Date: Jan. 23, 2006
Model No.: N150P5 -L02
Approval
Version Date
Ver 3.0
Jan. 23. ‘06 All All Approval specification issued
Page
(New)
REVISION HISTORY
Section Description
3 / 25
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 3.0
www.panelook.com
Global LCD Panel Exchange Center
1. GENERAL DESCRIPTION
1.1 OVERVIEW
N150P5 is a 15.0” TFT Liquid Crystal Display module with single CCFL Backlight unit and 30 pins LVDS
interface. This module supports 1400x 1050 SXGA+ mode and can display 262,144 colors. The optimum
viewing angle is at 6 o’clock direction. The inverter module for Backlight is not built in.
1.2 FEATURES
- Thin and light weight
- SXGA+ (1400 x 1050 pixels) resolution
- DE (Data Enable) only mode
- 2 channel 3.3V LVDS (Low Voltage Differential Signaling) interface
- Support EDID Structure Version 1 Revision 3
www.panelook.com
Issued Date: Jan. 23, 2006
Model No.: N150P5 -L02
Approval
1.3 APPLICATION
- TFT LCD Notebook
1.4 GENERAL SPECIFICATI0NS
Item Specification Unit Note
Active Area 304.5 (H) x 228.375 (V) (15” diagonal) mm
Bezel Opening Area 308.1 (H) x 232 (V) mm
Driver Element a-si TFT active matrix - Pixel Number 1400 x R.G.B. x 1050 pixel Pixel Pitch 0.2175 (H) x 0.2175 (V) mm Pixel Arrangement RGB vertical stripe - Display Colors 262,144 color Transmissive Mode Normally white - Surface Treatment Hardness (3H), Anti-glare (Haze 25) - -
1.5 MECHANICAL SPECIFICATIONS
Item Min. Typ. Max. Unit Note
Horizontal(H) 316.8 317.3 317.8 mm
Module Size
I/F connector mounting position The mounting inclination of the connector makes the screen
Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.
Vertical(V) 241.5 242.0 242.5 mm
Depth(D) - 5.7 6.0 mm
Weight - 530 550 g -
center within ±0.5mm as the horizontal.
(1)
(1)
(2)
(2) Connector mounting position
+/- 0.5mm
4 / 25
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 3.0
www.panelook.com
Global LCD Panel Exchange Center
A
2. ABSOLUTE MAXIMUM RATINGS
2.1 ABSOLUTE RATINGS OF ENVIRONMENT
Item Symbol
Storage Temperature TST -20 +60 ºC (1)
Operating Ambient Temperature TOP 0 +50 ºC (1), (2)
Shock (Non-Operating) S
Vibration (Non-Operating) V
Note (1) (a) 90 %RH Max. (Ta Љ 40 ºC).
(b) Wet-bulb temperature should be 39 ºC Max. (Ta > 40 ºC).
(c) No condensation.
Note (2) The temperature of panel surface should be 0к min. and 50 к max.
Relative Humidity (%RH)
www.panelook.com
Issued Date: Jan. 23, 2006
Model No.: N150P5 -L02
Approval
Value
Min. Max.
- 200/2 G/ms (3), (5)
NOP
- 1.5 G (4), (5)
NOP
Unit Note
100
90
80
60
Operating Range
40
20
10
Storage Range
Temperature (ºC)
Note (3) 1 time for ± X, ± Y, ± Z. for Condition (200G / 2ms) is half Sine Wave,.
Note (4) 10~200 Hz, 0.5hr/cycle 1cycle for X,Y,Z
8060 -20400 20-40
Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid
enough so that the module would not be twisted or bent by the fixture.
The fixing condition is shown as below:
t Room Temperature
Side Mount Fixing Screw
Gap=2mm
Bracket
LCD Module
Side Mount Fixing Screw
Stage
5 / 25
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 3.0
www.panelook.com
Global LCD Panel Exchange Center
2.2 ELECTRICAL ABSOLUTE RATINGS
2.2.1 TFT LCD MODULE
Item Symbol
Power Supply Voltage Vcc -0.3 +4.0 V
Logic Input Voltage VIN -0.3 Vcc+0.3 V
2.2.2 BACKLIGHT UNIT
Item Symbol
Lamp Voltage VL - 2.5K V
Lamp Current IL - 7.0 mA
Lamp Frequency FL - 80 KHz
Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation
www.panelook.com
Value
Min. Max.
Value
Min. Max.
Unit Note
Unit Note
Issued Date: Jan. 23, 2006
Model No.: N150P5 -L02
Approval
(1)
(1), (2), IL = (6.0) mA
RMS
RMS
(1), (2)
should be restricted to the conditions described under Normal Operating Conditions.
Note (2) Specified values are for lamp (Refer to Section 3.2 for further information).
6 / 25
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 3.0
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
Issued Date: Jan. 23, 2006
Model No.: N150P5 -L02
3. ELECTRICAL CHARACTERISTICS
3.1 TFT LCD MODULE Ta = 25 ± 2 ºC
Parameter Symbol
Min. Typ. Max.
Power Supply Voltage Vcc 3.0 3.3 3.6 V Ripple Voltage VRP - 50 - mV Rush Current I
Power Supply Current
White - 400 450 mA (3)a
Black
- - 1.5 A (2)
RUSH
lcc
- 530 580 mA (3)b
“H” Level VIH - - +100 mV - Differential Input Voltage for
LVDS Receiver Threshold
“L” Level V
-100 - - mV -
IL
Terminating Resistor RT - 100 - Ohm -
Note (1) The module should be always operated within above ranges.
Note (2) Measurement Conditions:
Value
Unit Note
Approval
+3.3V
R1
47K
Q1 2SK1475
FUSE
C3
1uF
Vcc
(LCD Module Input)
(High to Low)
(Control Signal)
SW
+12V
C1
1uF
VR1
R2
1K
47K
0.01uF
Q2
2SK1470
C2
Vcc rising time is 470us
+3.3V
0.9Vcc
0.1Vcc
GND
470us
7 / 25
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 3.0
www.panelook.com
Global LCD Panel Exchange Center
Note (3) The specified power supply current is under the conditions at Vcc = 3.3 V, Ta = 25 ± 2 ºC, DC
www.panelook.com
Issued Date: Jan. 23, 2006
Model No.: N150P5 -L02
Approval
Current and f
a. White Pattern
= 60 Hz, whereas a power dissipation check pattern below is displayed.
v
b. Black Pattern
Active Area
Active Area
3.2 BACKLIGHT UNIT Ta = 25 ± 2 ºC
Parameter Symbol
Min. Typ. Max.
Lamp Input Voltage VL 641 675 709 V
Lamp Current IL 2.0 6.0 7.0 mA
Lamp Turn On Voltage VS
- - 1150 (25
- - 1385 (0
Operating Frequency FL 45 65 80 KHz (3)
Power Consumption PL - 4.05 - W (4), IL = 6.0 mA
Lamp Life Time LBL 10,000 - - Hrs (5)
Leakage Current IIN-I
- - 1.0 mA (7)
OUT
Note (1) Lamp current is measured by utilizing a high frequency current meter as shown below:
Value
o
C)V
o
C)V
Unit Note
I
RMS
RMS
(2)
RMS
(2)
RMS
= 6.0 mA
L
(1)
LCD
Module
HV (Pink)
LV (Black)
1
2
Current Meter
Inverter
A
Note (2) The voltage shown above should be applied to the lamp for more than 1 second after startup.
Otherwise the lamp may not be turned on.
Note (3) The lamp frequency may generate interference with horizontal synchronous frequency from the
display, and this may cause line flow on the display. In order to avoid interference, the lamp
frequency should be detached from the horizontal synchronous frequency and its harmonics as far
as possible.
Note (4) P
= IL VL
L
Note (5) The lifetime of lamp is defined as the time when it continues to operate under the conditions at Ta
= 25 2
o
C and IL = 6.0 mA
until one of the following events occurs:
RMS
(a) When the brightness becomes Љ 50% of its original value.
(b) When the effective ignition length becomes Љ 80% of its original value. (Effective ignition
length is defined as an area that the brightness is less than 70% compared to the center point.)
8 / 25
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 3.0
www.panelook.com
Global LCD Panel Exchange Center
Note (6) The waveform of the voltage output of inverter must be area-symmetric and the design of the
inverter must have specifications for the modularized lamp. The performance of the Backlight,
such as lifetime or brightness, is greatly influenced by the characteristics of the DC-AC inverter for
the lamp. All the parameters of an inverter should be carefully designed to avoid generating too
much current leakage from high voltage output of the inverter. When designing or ordering the
inverter please make sure that a poor lighting caused by the mismatch of the Backlight and the
inverter (miss-lighting, flicker, etc.) never occurs. If the above situation is confirmed, the module
should be operated in the same manners when it is installed in your instrument.
Note (7) The lamp leakage current is measured by the current difference between in and out. And the
measurement condition is as below:
www.panelook.com
Issued Date: Jan. 23, 2006
Model No.: N150P5 -L02
Approval
FG
GND
Low
I
Low
Current Probe
Inverter
I
Leak(RMS)
LCD Module
Lamp
= I
High(RMS)
- I
Low(RMS)
High
Current Probe
I
High
9 / 25
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 3.0
www.panelook.com
Global LCD Panel Exchange Center
)
4. BLOCK DIAGRAM
4.1 TFT LCD MODULE
www.panelook.com
Issued Date: Jan. 23, 2006
Model No.: N150P5 -L02
Approval
Rxin0(+/-)
Rxin1(+/-)
Rxin2(+/-)
CLK(+/-)
Vcc
(JAE-FI-XB30SL-HF10)
GND
Data
CLK
V
EDID
EDID
EDID
VL
LAMP CONNECTOR
4.2 BACKLIGHT UNIT
INPUT CONNECTOR
(JST-BHSR-02VS-1)
TIMING CONTROLLER
DC/DC CONVERTER &
REFERENCE VOLTAGE
LVDS INPUT /
GENERATOR
EDID
EEPROM
SCAN DRIVER IC
TFT LCD PANEL
(1400x3x1050)
DATA DRIVER IC
BACKLIGHT UNIT
1 HV (Pink)
2 LV (Black
10 / 25
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 3.0
www.panelook.com
Global LCD Panel Exchange Center
5. INPUT TERMINAL PIN ASSIGNMENT
5.1 TFT LCD MODULE
Pin Symbol Description Polarity Remark
1 Vss Ground 2 Vcc Power Supply +3.3 V 3 Vcc Power Supply +3.3 V 4 V
5 NC Non-Connection 6 CLK
7 DATA
8 RXE0- LVDS Differential Data Input(even) Negative
9 RXE0+ LVDS Differential Data Input(even) Positive
10 Vss Ground -
11 RXE1- LVDS Differential Data Input(even) Negative
12 RXE1+ LVDS Differential Data Input(even) Positive
13 Vss Ground 14 RXE2- LVDS Differential Data Input(even) Negative
15 RXE2+ LVDS Differential Data Input(even) Positive
16 Vss Ground 17 RXEC- LVDS Clock Data Input(even) Negative
18 RXEC+ LVDS Clock Data Input(even) Positive
19 Vss Ground 20 RXO0- LVDS Differential Data Input(odd) Negative
21 RXO0+ LVDS Differential Data Input(odd) Positive
22 Vss Ground 23 RXO1- LVDS Differential Data Input(odd) Negative
24 RXO1+ LVDS Differential Data Input(odd) Positive
25 Vss Ground 26 RXO2- LVDS Differential Data Input(odd) Negative
27 RXO2+ LVDS Differential Data Input(odd) Positive
28 Vss Ground 29 RXOC- LVDS Clock Data Input(odd) Negative
30 RXOC+ LVDS Clock Data Input(odd) Positive
Note (1) The first pixel is even.
DDC +3.3V -
EDID
DDC Clock -
EDID
DDC Data -
EDID
www.panelook.com
Issued Date: Jan. 23, 2006
Model No.: N150P5 -L02
Approval
R0~R5,G0
G1~G5,B0,B1
B2~B5,DE,Hsync,Vsync
LVDS Level
R0~R5,G0
G1~G5,B0,B1
B2~B5,DE,Hsync,Vsync
LVDS Level
Note (2) Connector Part No.: JAE-FI-XB30SL-HF10 or equivalent
Note (3) User’s connector Part No: JAE-FI-X30C2L or equivalen
5.2 BACKLIGHT UNIT
Pin Symbol Description Color
1 HV High Voltage Pink
2 LV Ground Black
Note (1) Connector Part No.: JST-BHSR-02VS-1 or equivalent
Note (2) User’s connector Part No.: JST-SM02B-BHSS-1-TB or equivalent
11 / 25
Version 3.0
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
5.3 TIMING DIAGRAM OF LVDS INPUT SIGNAL
RXEC+
T/7
www.panelook.com
Issued Date: Jan. 23, 2006
Model No.: N150P5 -L02
Approval
RXE2+
RXE1+
RXE0+
RXOC+
RXO2+
RXO1+
IN20 IN19 IN18IN17IN16IN15 IN14
DE B5B4B3 B2Vsync Hsync
IN13 IN12 IN11IN10IN9IN8 IN7
B1 G4G3G2 G1B0 G5
IN6 IN5 IN4IN3IN2IN1 IN0
G0 R3R2R1 R0R5 R4
Signal for 1 DCLK Cycle (T)
T/7
IN20 IN19 IN18IN17IN16IN15 IN14
DE B5B4B3 B2Vsync Hsync
IN13 IN12 IN11IN10IN9IN8 IN7
B1 G4G3G2 G1B0 G5
RXO0+
IN6 IN5 IN4IN3IN2IN1 IN0
G0 R3R2R1 R0R5 R4
Signal for 1 DCLK Cycle (T)
12 / 25
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 3.0
www.panelook.com
Global LCD Panel Exchange Center
5.4 COLOR DATA INPUT ASSIGNMENT
The brightness of each primary color (red, green and blue) is based on the 6-bit gray scale data input for
the color. The higher the binary input the brighter the color. The table below provides the assignment of
color versus data input.
Color
R5 R4 R3 R2 R1 R0 G5 G4 G3 G2 G1 G0 B5 B4 B3 B2 B1 B0
Black
Red
Green
Basic
Colors
Gray
Scale
Of
Red
Gray
Scale
Of
Green
Gray
Scale
Of
Blue
Note (1) 0: Low Level Voltage, 1: High Level Voltage
Blue
Cyan
Magenta
Yellow
White
Red(0)/Dark
Red(1)
Red(2)
Standard timing ID # 3
Standard timing ID # 3
Standard timing ID # 4
Standard timing ID # 4
Standard timing ID # 5
Standard timing ID # 5
Standard timing ID # 6
Standard timing ID # 6
Standard timing ID # 7
Standard timing ID # 7
Standard timing ID # 8
Standard timing ID # 8
Detailed timing description # 1 Pixel clock (“108MHz”)
# 1 Pixel clock (hex LSB first)
# 1 H active (“1400”)
# 1 H blank (“288”)
# 1 H active : H blank (“1400 : 288”)
# 1 V active (”1050”)
# 1 V blank (”16”)
# 1 V active : V blank (”1050 :16”)
# 1 H sync offset (”48”)
# 1 H sync pulse width ("112”)
# 1 V sync offset : V sync pulse width (”3 : 4”)
# 1 H sync offset : H sync pulse width : V sync offset : V sync
width (”48: 112 : 3 : 4”)
# 1 H image size (”304.5 mm”)
# 1 V image size (”228.37 mm”)
# 1 H image size : V image size (”304 : 228”)
# 1 H boarder (”0”)
# 1 V boarder (”0”)
# 1 Non-interlaced, Normal, no stereo, Separate sync, H/V pol
Negatives
# 2 FE (hex) defines ASCII string (Model Name “N150P5-L02”,
ASCII)
# 2 Flag
# 2 1st character of name (“N”)
# 2 2nd character of name (“1”)
# 2 3rd character of name (“5”)
# 2 4th character of name (“0”)
# 2 5th character of name (“P”)
# 2 6th character of name (“5”)
# 2 7th character of name (“-”)
# 2 9th character of name (“0”)
# 2 10th character of name (“2”)
# 2 New line character indicates end of ASCII string
# 2 Padding with “Blank” character
# 2 Padding with “Blank” character
Detailed timing description # 3
# 3 Flag
# 3 Reserved
# 3 FE (hex) defines ASCII string (Vendor “CMO”, ASCII)
# 3 Flag
# 3 1st character of string (“C”)
# 3 2nd character of string (“M”)
# 3 3rd character of string (“O”)
# 3 New line character indicates end of ASCII string
# 3 Padding with “Blank” character
# 3 Padding with “Blank” character
# 3 Padding with “Blank” character
# 3 Padding with “Blank” character
# 3 Padding with “Blank” character
# 3 Padding with “Blank” character
# 3 Padding with “Blank” character
# 3 Padding with “Blank” character
# 3 Padding with “Blank” character
Detailed timing description # 4
# 4 Flag
# 4 Reserved
# 4 FE (hex) defines ASCII string (Model Name“N150P5-L02”,
ASCII)
# 4 Flag
# 4 1st character of name (“N”) 4E
# 4 2nd character of name (“1”) 31
# 4 3rd character of name (“5”) 35
# 4 4th character of name (“0”) 30
# 4 5th character of name (“P”) 50
# 4 6th character of name (“5”) 35
# 4 7th character of name (“-”) 2D
# 4 8th character of name (“L”) 4C
# 4 9th character of name (“0”)
# 4 10th character of name (“2”)
# 4 New line character indicates end of ASCII string
# 4 Padding with “Blank” character
# 4 Padding with “Blank” character
Extension flag
Checksum
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 3.0
www.panelook.com
Global LCD Panel Exchange Center
6. INTERFACE TIMING
6.1 INPUT SIGNAL TIMING SPECIFICATIONS
The input signal timing specifications are shown as the following table and timing diagram.
Signal Item SymbolMin. Typ. Max. Unit Note
DCLK Frequency 1/Tc 51 54 57 MHz -
Vertical Total Time TV 105810662046 TH -
DE
Vertical Addressing Time TVD 105010501050 TH -
Horizontal Total Time TH 762 844 1023 Tc -
Horizontal Addressing Time THD 700 700 700 Tc -
INPUT SIGNAL TIMING DIAGRAM ( Horizontal Timing Chart )
www.panelook.com
Issued Date: Jan. 23, 2006
Model No.: N150P5 -L02
Approval
INPUT SIGNAL TIMING DIAGRAM ( Vertical Timing Chart )
17 / 25
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 3.0
www.panelook.com
Global LCD Panel Exchange Center
6.2 POWER ON/OFF SEQUENCE
Power On
90%
www.panelook.com
Power Off
90%
Issued Date: Jan. 23, 2006
Model No.: N150P5 -L02
Approval
Restart
t4
Power Supply
for LCD, Vcc
0V
10%
t1
- Interface Signal
(LVDS Signal of
Transmitter), V
0V
I
Valid Data
- Power for Lamp
ONOFF OFF
Timing Specifications:
470us Љ t1 Љ 10 msec
0 < t2 Љ 50 msec
0 < t3 Љ 50 msec
t4 Њ 500 msec
t5 Њ 200 msec
t6 Њ 200 msec
Note (1) Please avoid floating state of interface signal at invalid period.
10%
t3t2
t6 t5
10%
Note (2) When the interface signal is invalid, be sure to pull down the power supply of LCD Vcc to 0 V.
Note (3) The Backlight inverter power must be turned on after the power supply for the logic and the
interface signal is valid. The Backlight inverter power must be turned off before the power supply
for the logic and the interface signal is invalid.
Note (4) Sometimes some slight noise shows when LCD is turned off (even backlight is already off). To
avoid this phenomenon, we suggest that the Vcc falling time had better to follow t7 Њ 5 msec
6.3 Momentary Voltage Drops
(1) When 2.4V Љ Vcc І3.0V and tdЉ10ms , the unit must work normally when VCC return to 3.0V.
(2) When Vcc < 2.4V, momentary voltage shall conform to the input voltage sequence.
18 / 25
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 3.0
www.panelook.com
Global LCD Panel Exchange Center
7. OPTICAL CHARACTERISTICS
7.1 TEST CONDITIONS
Item Symbol Value Unit
Ambient Temperature Ta 25r2
Ambient Humidity Ha 50r10 %RH
Supply Voltage VCC 3.3 V
Input Signal According to typical value in "3. ELECTRICAL CHARACTERISTICS"
Inverter Current IL
Inverter Driving Frequency FL
Inverter Sumida H05-4915
The measurement methods of optical characteristics are shown in Section 7.2. The following items
should be measured under the test conditions described in Section 7.1 and stable environment shown in
Note (6).
www.panelook.com
6.0
55
Issued Date: Jan. 23, 2006
Model No.: N150P5 -L02
Approval
o
C
mA
KHz
7.2 OPTICAL SPECIFICATIONS
Item Symbol Condition Min. Typ. Max. Unit Note
Contrast Ratio CR 300 400 - - (2), (5)
Response Time
Average Luminance of White L
TR
T
F
170 200 - cd/m2(4), (5)
AVE
White Variation of 5 Points GW - - 1.25 - (5), (6)
Rx 0.590 Ry 0.340 -
Gx 0.318 -
=0q, TY =0q
T
x
Viewing Normal Angle
Gy 0.537 Bx 0.150 -
By 0.120 Wx 0.313 Wy
Tx+ 40 45 -
- 40 45 -
T
x
TY+ 15 20 -
T
-
Y
CRt10
Color
Chromaticity
Viewing Angle
Red
Green
Blue
White
Horizontal
Vertical
- 5 10 ms
- 11 16 ms
Typ.
-0.03
Typ.
+0.03
0.329
Deg.(1), (5)
40 45 -
(3)
(1), (5)
-
19 / 25
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 3.0
www.panelook.com
Global LCD Panel Exchange Center
Note (1) Definition of Viewing Angle (Tx, Ty):
www.panelook.com
Issued Date: Jan. 23, 2006
Model No.: N150P5 -L02
Approval
TX- = 90º
x-
6 o’clock
T
y- = 90º
y-
Note (2) Definition of Contrast Ratio (CR):
The contrast ratio can be calculated by the following expression.
Normal
Tx = Ty = 0º
Ty-Ty
Tx-
Tx+
y+
12 o’clock direction
T
y+ = 90º
x+
TX+ = 90º
Contrast Ratio (CR) = L63 / L0
L63: Luminance of gray level 63
L 0: Luminance of gray level 0
CR = CR (5)
CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (7).
Note (3) Definition of Response Time (T
100%
90%
Optical
Response
Gray Level 63
10%
0%
R
T
R
, TF):
Gray Level 0
Gray Level 63
Time
T
F
66.6ms
66.6ms
20 / 25
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 3.0
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
Issued Date: Jan. 23, 2006
Model No.: N150P5 -L02
Approval
Note (4) Definition of Average Luminance of White (L
Measure the luminance of gray level 63 at 5 points
L
= [L (1)+ L (2)+ L (3)+ L (4)+ L (5)] / 5
AVE
L (x) is corresponding to the luminance of the point X at Figure in Note (7).
Note (5) Measurement Setup:
The LCD module should be stabilized at given temperature for 20 minutes to avoid abrupt
temperature change during measuring. In order to stabilize the luminance, the measurement
should be executed after lighting Backlight for 20 minutes in a windless room.
LCD Module
LCD Panel
Center of the Screen
Field of View = 2º
AVE
):
Photometer
(CA210, BM-5A, CS-1000T)
Note (6) Definition of White Variation (GW):
Measure the luminance of gray level 63 at 5 points
GW = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]
Vertical Line
500 mm
Horizontal Line
D
Light Shield Room
(Ambient Luminance < 2 lux)
5
: Test Point
=
Active Area
21 / 25
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 3.0
www.panelook.com
Global LCD Panel Exchange Center
8. PRECAUTIONS
8.1 HANDLING PRECAUTIONS
(1) The module should be assembled into the system firmly by using every mounting hole. Be careful not
to twist or bend the module.
(2) While assembling or installing modules, it can only be in the clean area. The dust and oil may cause
electrical short or damage the polarizer.
(3) Use fingerstalls or soft gloves in order to keep display clean during the incoming inspection and
assembly process.
(4) Do not press or scratch the surface harder than a HB pencil lead on the panel because the polarizer is
very soft and easily scratched.
(5) If the surface of the polarizer is dirty, please clean it by some absorbent cotton or soft cloth. Do not use
Ketone type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might
www.panelook.com
Issued Date: Jan. 23, 2006
Model No.: N150P5 -L02
Approval
permanently damage the polarizer due to chemical reaction.
(6) Wipe off water droplets or oil immediately. Staining and discoloration may occur if they left on panel for
a long time.
(7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In
case of contacting with hands, legs or clothes, it must be washed away thoroughly with soap.
(8) Protect the module from static electricity, it may cause damage to the C-MOS Gate Array IC.
(9) Do not disassemble the module.
(10) Do not pull or fold the lamp wire.
(11) Pins of I/F connector should not be touched directly with bare hands.
8.2 STORAGE PRECAUTIONS
(1) High temperature or humidity may reduce the performance of module. Please store LCD module within
the specified storage conditions.
(2) It is dangerous that moisture come into or contacted the LCD module, because the moisture may
damage LCD module when it is operating.
(3) It may reduce the display quality if the ambient temperature is lower than 10 ºC. For example, the
response time will become slowly, and the starting voltage of lamp will be higher than the room
temperature.
8.3 OPERATION PRECAUTIONS
(1) Do not pull the I/F connector in or out while the module is operating.
(2) Always follow the correct power on/off sequence when LCD module is connecting and operating. This
can prevent the CMOS LSI chips from damage during latch-up.
(3) The startup voltage of Backlight is approximately 1000 Volts. It may cause electrical shock while
assembling with inverter. Do not disassemble the module or insert anything into the Backlight unit.
22 / 25
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 3.0
www.panelook.com
Global LCD Panel Exchange Center
9. PACKING
9.1 CARTON
www.panelook.com
Issued Date: Jan. 23, 2006
Model No.: N150P5 -L02
Approval
9.2 PALLET
23 / 25
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 3.0
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
Issued Date: Jan. 23, 2006
Model No.: N150P5 -L02
Approval
10. DEFINITION OF LABELS
10.1 CMO MODULE LABEL
The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.