How it Works
CMO
Loading...
N141XC-L01
Specification
28 pgs1.15 Mb0

CMO N141XC-L01 Specification

Download
Global LCD Panel Exchange Center
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
Model No.: N141XC -L01
Approval
- CONTENTS -
REVISION HISTORY
1. GENERAL DESCRIPTION
1.1 OVERVIEW
1.2 FEATURES
1.3 APPLICATION
1.4 GENERAL SPECIFICATIONS
1.5 MECHANICAL SPECIFICATIONS
2. ABSOLUTE MAXIMUM RATINGS
2.1 ABSOLUTE RATINGS OF ENVIRONMENT
2.2 ELECTRICAL ABSOLUTE RATINGS
2.2.1 TFT LCD MODULE
2.2.2 BACKLIGHT UNIT
3. ELECTRICAL CHARACTERISTICS
3.1 TFT LCD MODULE
3.2 BACKLIGHT UNIT
4. BLOCK DIAGRAM
4.1 TFT LCD MODULE
4.2 BACKLIGHT UNIT
5. INPUT TERMINAL PIN ASSIGNMENT
5.1 TFT LCD MODULE
5.2 BACKLIGHT UNIT
5.3 TIMING DIAGRAM OF LVDS INPUT SIGNAL
5.4 COLOR DATA INPUT ASSIGNMENT
5.5 EDID DATA STRUCTURE
6. INTERFACE TIMING
6.1 INPUT SIGNAL TIMING SPECIFICATIONS
6.2 POWER ON/OFF SEQUENCE
7. OPTICAL CHARACTERISTICS
7.1 TEST CONDITIONS
7.2 OPTICAL SPECIFICATIONS
8. PRECAUTIONS
8.1 HANDLING PRECAUTIONS
8.2 STORAGE PRECAUTIONS
8.3 OPERATION PRECAUTIONS
9. PACKING ------------------------------------------------------- 26
9.1 CARTON
9.2 PALLET
10. DEFINITION OF LABELS
10.1 CMO MODULE LABEL
10.2 CARTON LABEL
------------------------------------------------------- 3
------------------------------------------------------- 4
------------------------------------------------------- 5
------------------------------------------------------- 7
------------------------------------------------------- 12
------------------------------------------------------- 13
------------------------------------------------------- 19
------------------------------------------------------- 21
------------------------------------------------------- 25
------------------------------------------------------- 27
2 / 28
Version 3.2
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
Model No.: N141XC -L01
Approval
Version Date
Nov.22. ‘05
Dec.07 ‘05
Dec.27’05
Ver 3.0
Ver 3.1
Ver 3.2
Page
(New)
All
5
28
20
9
21
22
23
24
24
REVISION HISTORY
Section Description
All
2.1
6.2
10.2
3.2
7.2
Approval Specification was first issued.
Modify the temperature of panel surface max value.
Modify carton label.
Modify timing specifications.
Update backlight unit.
Update optical specification.
Update definition of response time.
Update measurement setup.
Update definition of white variation.
Add definition of color gamut.
3 / 28
Version 3.2
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
1 GENERAL DESCRIPTION
1.1 OVERVIEW
N141XC -L01 is a 14.1” TFT Liquid Crystal Display module with single CCFL Backlight unit and 30 pins
LVDS interface. This module supports 1024 x 768 XGA mode and can display 262,144 colors. The optimum
viewing angle is at 6 o’clock direction. The inverter module for Backlight is not built in.
1.2 FEATURES
- Thin and light weight
- XGA (1024 x 768 pixels) resolution
- DE (Data Enable) only mode
- 3.3V LVDS (Low Voltage Differential Signaling) interface with 1 pixel/clock
- Support EDID Structure Version 1 Revision 3
www.panelook.com
Model No.: N141XC -L01
Approval
1.3 APPLICATION
- TFT LCD Notebook
1.4 GENERAL SPECIFICATI0NS
Item Specification Unit Note Outline Dimension 299(W) x 228 (H) mm Active Area 285.7 (H) x 214.3 (V) (14.1” diagonal) mm Bezel Opening Area 288.9 (H) x 217.5 (V) mm Driver Element a-si TFT active matrix - ­Pixel Number 1024 x R.G.B. x 768 pixel ­Pixel Pitch 0.279 (H) x 0.279 (V) mm ­Pixel Arrangement RGB vertical stripe - ­Display Colors 262,144 color ­Transmissive Mode Normally white - ­Surface Treatment
Hardness (2H), Anti-glare (Haze 40),ReflectionІ3%
- -
1.5 MECHANICAL SPECIFICATIONS
Item Min. Typ. Max. Unit Note
Horizontal(H) 298.5 299.0 299.5 mm
Module Size
I/F connector mounting position The mounting inclination of the connector makes the screen
Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.
Vertical(V) 227.5 228.0 228.5 mm Depth(D) 4.9 5.2 5.5 mm
Weight 400 415 g -
center within ±0.5mm as the horizontal.
(1)
(1)
(2)
(2) Connector mounting position
+/- 0.5mm
4 / 28
Version 3.2
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
A
2 ABSOLUTE MAXIMUM RATINGS
2.1 ABSOLUTE RATINGS OF ENVIRONMENT
Item Symbol
Storage Temperature TST -20 +60 ºC (1) Operating Ambient Temperature TOP 0 +50 ºC (1), (2) Shock (Non-Operating) S Vibration (Non-Operating) V
Note (1) Temperature and relative humidity range is shown in the figure below.
(a) 90 %RH Max. (Ta Љ 40 ºC).
(b) Wet-bulb temperature should be 39 ºC Max. (Ta > 40 ºC).
(c) No condensation .
Note (2) The temperature of panel surface should be 0 ºC Min. and 60 ºC Max.
www.panelook.com
Min. Max.
- 210/50 G (3), (5)
NOP
- 1.5 G (4), (5)
NOP
Value
Model No.: N141XC -L01
Approval
Unit Note
Relative Humidity (%RH)
100
95
80
60
40
20
8
5
Operating Range
Storage Range
80 60 -20 400 20-40
Temperature (ºC)
Note (3) 1 time for ± X, ± Y, ± Z. for Condition (210G / 3ms) is half Sine Wave, Condition( 50G / 18ms ) is
Rectangle Wave,
Note (4) 10 ~ 200 Hz, 0.5 Hr / Cycle, 1 cycles for each X, Y, Z.
Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough
so that the module would not be twisted or bent by the fixture. The fixing condition is shown as
below:
t Room Temperature
Side Mount Fixing Screw
Gap=2mm
Bracket
LCD Module
Side Mount Fixing Screw
Stage
5 / 28
Version 3.2
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
2.2 ELECTRICAL ABSOLUTE RATINGS
2.2.1 TFT LCD MODULE
Item Symbol
Power Supply Voltage Vcc -0.3 +4.0 V Logic Input Voltage VIN -0.3 Vcc+0.3 V
2.2.2 BACKLIGHT UNIT
Item Symbol
Lamp Voltage VL - 2.5K V Lamp Current IL 3.0 6.5 mA Lamp Frequency FL 50 80 KHz
Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation
should be restricted to the conditions described under Normal Operating Conditions.
www.panelook.com
Value
Min. Max.
Value
Min. Max.
Unit Note
Unit Note
Model No.: N141XC -L01
Approval
(1)
(1), (2), IL = (6.0) mA
RMS
RMS
(1), (2)
Note (2) Specified values are for lamp (Refer to Section 3.2 for further information).
6 / 28
Version 3.2
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
Model No.: N141XC -L01
3 ELECTRICAL CHARACTERISTICS
3.1 TFT LCD MODULE Ta = 25 ± 2 ºC
Parameter Symbol
Min. Typ. Max. Power Supply Voltage Vcc 3.0 3.3 3.6 V ­Ripple Voltage VRP - - 100 mV ­Rush Current I
- - 1.5 A (2)
RUSH
White - 270 mA (3)a
Power Supply Current
Black - 330 mA (3)b Vertical Stripe
lcc
- 350 mA (3)c
“H” Level VIH - - +100 mV - Differential Input Voltage for
LVDS Receiver Threshold
“L” Level V
-100 - - mV -
IL
Terminating Resistor RT - 100 - Ohm ­Power per EBL WG P
- 3.335 - W (4)
EBL
Note (1) The module should be always operated within above ranges.
Note (2) Measurement Conditions:
Value
Unit Note
Approval
+3.3V
R1
47K
Q1 2SK1475
FUSE
C3
1uF
Vcc
(LCD Module Input)
(High to Low)
(Control Signal)
SW
+12V
C1
1uF
VR1
R2
1K
47K
0.01uF
Q2
2SK1470
C2
Vcc rising time is 470us
+3.3V
0.9Vcc
0.1Vcc
GND
470us
7 / 28
Version 3.2
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
Note (3) The specified power supply current is under the conditions at Vcc = 3.3 V, Ta = 25 ± 2 ºC, DC
www.panelook.com
Model No.: N141XC -L01
Approval
Current and f
Note (4) The specified power are the sum of LCD panel electronics input power and the inverter input
a. White Pattern
power. Test conditions are as follows.
(a) Vcc = 3.3 V, Ta = 25 ± 2 ºC, f
(b) The pattern used is a black and white 32 x 36 checkerboard, slide #100 from the VESA file
“Flat Panel Display Monitor Setup Patterns”, FPDMSU.ppt.
= 60 Hz, whereas a power dissipation check pattern below is displayed.
v
b. Black Pattern
Active Area
= 60 Hz,
v
Active Area
(c) Luminance: 60 nits.
(d) The inverter used is provided from O2Micro (www.o2micro.com). Please contact O2Mirco for
detail information. CMO doesn’t provide the inverter in this product.
8 / 28
Version 3.2
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
Model No.: N141XC -L01
3.2 BACKLIGHT UNIT Ta = 25 ± 2 ºC
Parameter Symbol
Min. Typ. Max. Lamp Input Voltage VL 560 620 680 V Lamp Current IL 3.0 6.0 6.5 mA
Lamp Turn On Voltage VS
- - 1300(25
- - 1450 (0 Operating Frequency FL 50 - 80 KHz (3) Power Consumption PL - 3.72 - W (4), IL = 6.0 mA Lamp Life Time LBL 12,000 - - Hrs (5) Leakage Current IIN-I
- 1.0 1.25 mA (7)
OUT
Note (1) Lamp current is measured by utilizing a high frequency current meter as shown below:
Value
o
C) V
o
C) V
Unit Note
I
RMS
(1) , (8)
RMS
(2)
RMS
(2)
RMS
Approval
= 6.0 mA
L
LCD
Module
HV (Pink)
LV (White)
1
2
Current Meter
Inverter
A
Note (2) The voltage that must be larger than Vs should be applied to the lamp for more than 1 second
after startup. Otherwise the lamp may not be turned on.
Note (3) The lamp frequency may generate interference with horizontal synchronous frequency from the
display, and this may cause line flow on the display. In order to avoid interference, the lamp
frequency should be detached from the horizontal synchronous frequency and its harmonics as far
as possible.
Note (4) P
= IL VL
L
Note (5) The lifetime of lamp is defined as the time when it continues to operate under the conditions at Ta
= 25 2
o
C and IL = 6.0 mA
until one of the following events occurs:
RMS
(a) When the brightness becomes Љ 50% of its original value.
(b) When the effective ignition length becomes Љ 80% of its original value. (Effective ignition
length is defined as an area that the brightness is less than 70% compared to the center point.)
Note (6) The waveform of the voltage output of inverter must be area-symmetric and the design of the
inverter must have specifications for the modularized lamp. The performance of the Backlight,
such as lifetime or brightness, is greatly influenced by the characteristics of the DC-AC inverter for
the lamp. All the parameters of an inverter should be carefully designed to avoid generating too
much current leakage from high voltage output of the inverter. When designing or ordering the
inverter please make sure that a poor lighting caused by the mismatch of the Backlight and the
inverter (miss-lighting, flicker, etc.) never occurs. If the above situation is confirmed, the module
should be operated in the same manners when it is installed in your instrument.
Requirements for a system inverter design, which is intended to have a better display performance, a
better power efficiency and a more reliable lamp. It shall help increase the lamp lifetime and reduce its
leakage current.
a. The asymmetry rate of the inverter waveform should be 10% below;
b. The distortion rate of the waveform should be within Ѕ2 ± 10%;
9 / 28
Version 3.2
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
c. The ideal sine wave form shall be symmetric in positive and negative polarities.
I p
www.panelook.com
* Asymmetry rate:
| I
p
– I –p | / I
* 100%
rms
Model No.: N141XC -L01
Approval
I -p
Note (7) The lamp leakage current is measured by the current difference between in and out. And the
measurement condition is as below:
FG
Low
I
Low
Current Probe
GND
LCD Module
Inverter
* Distortion rate
I
Lamp
(or I –p) / I
p
High
rms
Current Probe
I
High
I
Leak(RMS)
= I
High(RMS)
- I
Low(RMS)
Note (8) About operating current min 2.0mA , lamp maker has some advice as below :
Explanation and comparison of the kind of tone light:
ʳ Lamp current wave-like by the adjustment of the current.
䡾
(Reference) Light quantity adjustment method
P-P LEVEL DOWN
Tone light
10 / 28
Version 3.2
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
ʳ Lamp current wave-like by the adjustment of the burst.
䡿
www.panelook.com
Model No.: N141XC -L01
Approval
P-P LEVEL =
Comparative table
Method
current Good ( 75 % Д 85% )
䡾
burst Bad ( 65 % Д 75% )
䡿
Method of case that Lamp current MIN2.0mA is controlled.
It is the setting of minimum 2.0mA (MIN) to Lamp current 6.0mA in the lamp specification. The burst is
excellent for circuitry. The marker proposes that pays attention to the following contents.
The attention point of the light with a touch of the burst:
ʳ Do not to be SPARK at start.
䡾
Backlight efficiency (INVЀLAMP)
N G
SPARK
OFF:20%
ON:80%
Tone light rate (%) Circuitry
58 Complicated
10 Easy
GOOD
ʳ PWM frequency does so that the frequency that is not able to divide the fixed number time, fixed
䡿
number to lamp drive frequency is selected. (It is due to resonance noise occurrence prevention. )
Even the frequency that is using it for LCD avoids selecting it.
11 / 28
Version 3.2
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
)
4 BLOCK DIAGRAM
4.1 TFT LCD MODULE
www.panelook.com
Model No.: N141XC -L01
Approval
Rxin0(+/-)
Rxin1(+/-)
Rxin2(+/-)
CLK(+/-)
Vcc
(JAE-FI-XB30S-HF10)
GND
Data
CLK
V
EDID
EDID
EDID
VL
LAMP CONNECTOR
4.2 BACKLIGHT UNIT
INPUT CONNECTOR
(JST-BHSR-02VS-1)
TIMING CONTROLLER
DC/DC CONVERTER &
REFERENCE VOLTAGE
LVDS INPUT /
GENERATOR
EDID
EEPROM
SCAN DRIVER IC
TFT LCD PANEL
(1024x3x768)
DATA DRIVER IC
BACKLIGHT UNIT
1 HV (White)
2 LV (Black
12 / 28
Version 3.2
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
5 INPUT TERMINAL PIN ASSIGNMENT
5.1 TFT LCD MODULE
Pin Symbol Description Polarity Remark
1 Vss Ground 2 Vcc Power Supply +3.3 V (typical) 3 Vcc Power Supply +3.3 V (typical) 4 V 5 NC Non-Connection 6 CLK 7 DATA 8 Rxin0- LVDS Differential Data Input Negative
9 Rxin0+ LVDS Differential Data Input Positive
10 Vss Ground 11 Rxin1- LVDS Differential Data Input Negative
12 Rxin1+ LVDS Differential Data Input Positive
13 Vss Ground 14 Rxin2- LVDS Differential Data Input Negative 15 Rxin2+ LVDS Differential Data Input Positive 16 Vss Ground 17 CLK- LVDS Clock Data Input Negative 18 CLK+ LVDS Clock Data Input Positive 19 Vss Ground 20 NC Non-Connection 21 NC Non-Connection 22 Vss Ground 23 NC Non-Connection 24 NC Non-Connection 25 Vss Ground 26 NC Non-Connection 27 NC Non-Connection 28 Vss Ground 29 NC Non-Connection 30 NC Non-Connection
Note (1) The first pixel is even.
DDC 3.3V Power DDC 3.3V Power
EDID
DDC Clock DDC Clock
EDID
DDC Data DDC Data
EDID
www.panelook.com
Model No.: N141XC -L01
Approval
R0~R5,G0
-
G1~G5,B0,B1
-
B2~B5,DE,Hsync,Vsync
LVDS Level Clock
Note (2) Connector Part No.: JAE- FI-XB30SRL-HF11 or equivalent
Note (3) User’s connector Part No: JAE-FI-X30M or equivalent
5.2 BACKLIGHT UNIT
Pin Symbol Description Color
1 HV High Voltage White 2 LV Ground Black
Note (1) Connector Part No.: JST-BHSR-02VS-1 or equivalent
Note (2) User’s connector Part No.: JST-SM02B-BHSS-1-TB or equivalent
13 / 28
Version 3.2
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
5.3 TIMING DIAGRAM OF LVDS INPUT SIGNAL
CLK+
T/7
www.panelook.com
Model No.: N141XC -L01
Approval
Rxin2
Rxin1
Rxin0
IN20 IN19 IN18 IN17 IN16 IN15 IN14
DE B5 B4 B3 B2 Vsync Hsync
IN13 IN12 IN11 IN10 IN9 IN8 IN7
B1 G4 G3 G2 G1 B0 G5
IN6 IN5 IN4 IN3 IN2 IN1 IN0
G0 R3 R2 R1 R0 R5 R4
Signal for 1 DCLK Cycle (T)
14 / 28
Version 3.2
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
5.4 COLOR DATA INPUT ASSIGNMENT
The brightness of each primary color (red, green and blue) is based on the 6-bit gray scale data input for
the color. The higher the binary input the brighter the color. The table below provides the assignment of
color versus data input.
Color
R5 R4 R3 R2 R1 R0 G5 G4 G3 G2 G1 G0 B5 B4 B3 B2 B1 B0 Black Red Green
Basic Colors
Gray Scale Of Red
Gray Scale Of Green
Gray Scale Of Blue
Note (1) 0: Low Level Voltage, 1: High Level Voltage
Blue Cyan Magenta Yellow White Red(0)/Dark Red(1) Red(2)
:
: Red(61) Red(62) Red(63) Green(0)/Dark Green(1) Green(2)
:
: Green(61) Green(62) Green(63) Blue(0)/Dark Blue(1) Blue(2)
:
: Blue(61) Blue(62) Blue(63)
0
0
1
1
0
0
0
0
0
0
1
1
1
1
1
1
0
0
0
0
0
0 : :
1
1
1
1
1
1
0
0
0
0
0
0 : :
0
0
0
0
0
0
0
0
0
0
0
0 : :
0
0
0
0
0
0
www.panelook.com
Model No.: N141XC -L01
Approval
Data Signal
Red Green Blue
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
1
1
0
1
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
0
0
0
0
1
1
1
1
0
1
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
0
0
0
0
0
0
0
0
0
0
1
1
1
1
0
1
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
15 / 28
Version 3.2
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
5.5 EDID DATA STRUCTURE
The EDID (Extended Display Identification Data) data formats are to support displays as defined in the
VESA Plug & Display and FPDI standards.
Byte #
(decimal)
0 0 Header , Fixed 00 00000000 1 1 Header , Fixed FF 11111111 2 2 Header , Fixed FF 11111111 3 3 Header , Fixed FF 11111111 4 4 Header , Fixed FF 11111111 5 5 Header , Fixed FF 11111111 6 6 Header , Fixed FF 11111111 7 7 Header , Fixed 00 00000000 8 8 ID=IBM 30 00110000 9 9 ID=IBM AE 10101110
10 0A XGA (IBM Unique ID) 20 00100000
11 0B XGA (IBM Unique ID) 40 01000000 12 0C 32-bit serial # Unused(01h for VESA, 00h for SPWG) 00 00000000 13 0D 32-bit serial # Unused(01h for VESA, 00h for SPWG) 00 00000000 14 0E 32-bit serial # Unused(01h for VESA, 00h for SPWG) 00 00000000 15 0F 32-bit serial # Unused(01h for VESA, 00h for SPWG) 00 00000000 16 10 Week of manufacture 1 - 53 (unused: 00h) 32 00110010 17 11 Year of manufacture year - 1990(unsed:00h) 0F 00001111 18 12 Version=1 01 00000001 19 13 Revision=3 03 00000011 20 14 Digital 80 10000000 21 15 Active area horizontal 28cm 1C 00011100 22 16 Active area vertical 21cm 15 00010101 23 17 Gamma * 100-100 = 2.2*100-100=120 78 01111000
24 18 25 19 Rx1 Rx0 Ry1 Ry0 Gx1 Gx0 Gy1 Gy0 34 00110100 26 1A Bx1 Bx0 By1 By0 Wx1 Wx0 Wy1 Wy0 85 10000101 27 1B Rx=0.57 92 10010010 28 1C Ry=0.335 55 01010101 29 1D Gx=0.325 53 01010011 30 1E Gy=0.57 92 10010010 31 1F Bx=0.15 26 00100110 32 20 By=0.125 20 00100000 33 21 Wx=0.313 50 01010000 34 22 Wy=0.329 54 01010100 35 23 Established timings 1 21 00100001 36 24 Established timings 2 (1024x768@60Hz) 08 00001000 37 25 No manufacturer's specific timing 00 00000000 38 26 Standard timing ID # 1 01 00000001 39 27 Standard timing ID # 1 01 00000001 40 28 Standard timing ID # 2 01 00000001
Byte #
(hex)
Field Name and Comments
Feature support (no DPMS, Active off, RGB, Preferred Timing Mode)
www.panelook.com
Model No.: N141XC -L01
Approval
Value
(hex)
EA 11101010
Value
(binary)
16 / 28
Version 3.2
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
41 29 Standard timing ID # 2 01 00000001 42 2A Standard timing ID # 3 01 00000001 43 2B Standard timing ID # 3 01 00000001 44 2C Standard timing ID # 4 01 00000001 45 2D Standard timing ID # 4 01 00000001 46 2E Standard timing ID # 5 01 00000001 47 2F Standard timing ID # 5 01 00000001 48 30 Standard timing ID # 6 01 00000001 49 31 Standard timing ID # 6 01 00000001 50 32 Standard timing ID # 7 01 00000001 51 33 Standard timing ID # 7 01 00000001 52 34 Standard timing ID # 8 01 00000001 53 35 Standard timing ID # 8 01 00000001 54 36 Detailed timing description # 1 Pixel clock (65MHz) 64 01100100 55 37 65MHz/10000 =6500=1964H 19 00011001 56 38 HActive(D7-D0) = 1024 mod 256 00 00000000 57 39 Hblank(D7-D0) = 320 mod 256 40 01000000 58 3A HActive(D11-D8) : HBlank(D11-D8) = 1024/256 : 320/256 41 01000001 59 3B Vactive(D7-D0) = 768 mod 256 00 00000000 60 3C Vblank(D7-D0) = 38 mod 256 26 00100110 61 3D Vactive(D11-D8) : VBlank(D11-D8) = 768/256 : 38/256 30 00110000 62 3E HSyncOffset(D7-D0) = HBorder+HFrontPorch = 24 18 00011000 63 3F HSyncWidth(D7-D0) = 136 88 10001000 64 40 VSyncOffset(D3-D0)=3 : VSyncWidth(D3-D0)=6 36 00110110
HSyncOffset(D9-D8) : HSyncWidth(D9-D8) :
65 41 66 42 HImageSize(mm, D7-D0) = 285mod 256 1D 00011101 67 43 VImageSize(mm, D7-D0) = 214mod 256 D6 11010110
68 44 69 45 Horizontal Border=0 00 00000000 70 46 Vertical Border=0 00 00000000
71 47 72 48 Detailed timing description # 1 Pixel clock (54.16MHz) 28 00101000 73 49 54.16MHz/10000 =5416=1528H 15 00010101 74 4A HActive(D7-D0) = 1024 mod 256 00 00000000 75 4B Hblank(D7-D0) = 320 mod 256 40 01000000 76 4C HActive(D11-D8) : HBlank(D11-D8) = 1024/256 : 320/256 41 01000001 77 4D Vertical Avtive =768 mod 256 00 00000000 78 4E Vertical Blanking =38 mod 256 26 00100110 79 4F Vactive(D11-D8) : VBlank(D11-D8) = 768/256 : 38/256 30 00110000 80 50 HSyncOffset(D7-D0) = HBorder+HFrontPorch = 24 18 00011000 81 51 HSyncWidth(D7-D0) = 136 88 10001000 82 52 VSyncOffset(D3-D0)=3 : VSyncWidth(D3-D0)=6 36 00110110 83 53 Horizontal Vertical Sync Offset/Width upper 2bits = 0 00 00000000
84 54 HImageSize(mm, D7-D0) = 285mod 256 1D 00011101 85 55 VImageSize(mm, D7-D0) = 214mod 256 D6 11010110
VSyncOffset(D5-D4) : VSyncWidth(D5-D4) 00 00000000
HImageSize(D11-D8) : VImageSize(D11-D8) = 285/256 : 214/256
Non-interlaced, Normal Display, Digital separate, Positive Hsync, Negative Vsync
www.panelook.com
Model No.: N141XC -L01
Approval
10 00010000
18 00011000
17 / 28
Version 3.2
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
HImageSize(D11-D8) : VImageSize(D11-D8) = 285/256 :
86 56 87 57 Horizontal Border=0 00 00000000 88 58 Vertical Border=0 00 00000000
89 59 90 5A Flag 00 00000000 91 5B Flag 00 00000000 92 5C Flag 00 00000000 93 5D Data type tag :0F 0F 00001111 94 5E Flag 00 00000000
95 5F 96 60 Low Refresh Rate #1 Image Aspect ratio(4 : 3) 43 01000011 97 61 Low Refresh Rate #1 Refresh Rate=50Hz 32 00110010
98 62 99 63 Low Refresh Rate #2 Image Aspect ratio(4 : 3) 43 01000011
100 64 Low Refresh Rate #2 Refresh Rate=40Hz 28 00101000 101 65 Brightness (1/10nit) , 150/10=15(=0Fh) 0F 00001111 102 66 Feature Flags 01 00000001 103 67 Reserved 00 00000000 104 68 EISA manufacturer code(3 Character ID) -CMO 0D 00001101 105 69 Compressed ASCII AF 10101111 106 6A Panel Supplier Reserved - Product code -1407 07 00000111 107 6B (Hex, LSB first) 14 00010100 108 6C Flag 00 00000000 109 6D Flag 00 00000000
110 6E Flag 00 00000000 111 6F Data type tag : FEh FE 11111110 112 70 Flag 00 00000000 113 71 "N" 4E 01001110 114 72 "1" 31 00110001 115 73 "4" 34 00110100 116 74 "1" 31 00110001 117 75 "X" 58 01011000 118 76 "C" 43 01000011
119 77 "-" 2D 00101101 120 78 "L" 4C 01001100 121 79 "0" 30 00110000 122 7A "1" 31 00110001
123 7B
124 7C
125 7D 126 7E No extension 00 00000000 127 7F One-byte checksum of entire 128 bytes EDID equals 00h.
214/256
Non-interlaced,Normal display,no stereo,Digital separate sync,H/V pol negatives
Low Refresh Rate #1 (Horizontal active pixels / 8 ) ­31=97(61h)
Low Refresh Rate #2 (Horizontal active pixels / 8 ) ­31=97(61h)
(If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h) (If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h) (If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h) 20 00100000
www.panelook.com
Model No.: N141XC -L01
Approval
10 00010000
18 00011000
61 01100001
61 01100001
0A 00001010
20 00100000
45
01000101
18 / 28
Version 3.2
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
6 INTERFACE TIMING
6.1 INPUT SIGNAL TIMING SPECIFICATIONS
The input signal timing specifications are shown as the following table and timing diagram.
Signal Item Symbol Min. Typ. Max. Unit Note
DCLK Frequency 1/Tc - 65 68 MHz -
Vertical Total Time TV 770 806 818 TH -
DE
Vertical Addressing Time TVD 768 768 768 TH -
Horizontal Total Time TH 1094 1344 1364 Tc -
Horizontal Addressing Time THD 1024 1024 1024 Tc -
www.panelook.com
Model No.: N141XC -L01
Approval
INPUT SIGNAL TIMING DIAGRAM
DE
DCLK
T
DE
DATA
TVD
C
v
T
T
H
HD
T
19 / 28
Version 3.2
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
6.2 POWER ON/OFF SEQUENCE
www.panelook.com
Model No.: N141XC -L01
Approval
Power Supply
for LCD, Vcc
0V
- Interface Signal
(LVDS Signal of Transmitter), V
0V
I
- Power for Lamp
Timing Specifications:
t1 Љ 10 msec
0 < t2 Љ 50 msec
0 < t3 msec
Power On
90%
10%
t1
Power Off
90%
Valid Data
t6 t5
50%50%
ONOFF OFF
Restart
t7
10%
t4
t3 t2
10%
t4 Њ150 msec
t5 Њ200 msec
t6 Њ0 msec
t7Љ 10 msec
Note (1) Please avoid floating state of interface signal at invalid period.
Note (2) When the interface signal is invalid, be sure to pull down the power supply of LCD Vcc to 0 V.
Note (3) The Backlight inverter power must be turned on after the power supply for the logic and the
interface signal is valid. The Backlight inverter power must be turned off before the power supply
for the logic and the interface signal is invalid.
Note (4) Sometimes some slight noise shows when LCD is turned off (even backlight is already off). To
avoid this phenomenon, we suggest that the Vcc falling time had better to follow
t7 Њ 5 msec
20 / 28
Version 3.2
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
7 OPTICAL CHARACTERISTICS
7.1 TEST CONDITIONS
Item Symbol Value Unit Ambient Temperature Ta 25r2 Ambient Humidity Ha 50r10 %RH Supply Voltage VCC 3.3 V Input Signal According to typical value in "3. ELECTRICAL CHARACTERISTICS" Inverter Current IL Inverter Driving Frequency FL Inverter Sumida-H05-4915
The measurement methods of optical characteristics are shown in Section 7.2. The following items
should be measured under the test conditions described in Section 7.1 and stable environment shown in
Note (6).
www.panelook.com
6.0 61
Model No.: N141XC -L01
Approval
o
C
mA
KHz
7.2 OPTICAL SPECIFICATIONS
Item Symbol Condition Min. Typ. Max. Unit Note
Red
Color Chromaticity
Green
Blue
White
Average Luminance of White L
Contrast Ratio CR 180 300 --- --- (2), (5)
Color Gamut C.G%
Response Time
White Variation
Viewing
Horizontal
Angle
Vertical
Rx 0.570 ---
Ry 0.332 --­Gx 0.331 --­Gy 0.564 ---
TYP
-0.03
TYP
+0.03 Bx 0.153 --­By
Wx 0.285 0.313 0.341 ---
T
=0q, TY =0q
x
CS-1000T
0.130
Wy 0.309 0.329 0.349 ---
AVE
120 150 --- cd/m2(4),(5)
--- 45 --- (5), (7)
Tr --- 5 10 ms
=0q, TY =0q
T
T
GW5
GW
Tx+
T
x
TY+
T
Y
f
13
-
-
x
Tx=0q, TY =0q
CA-210
CRt10
BM5A
--- 11 16 ms
80 --- ---
65 --- ---
40 45 --­40 45 --­15 20 ---
Deg. (1), (5)
40 45 ---
(1), (5)
---
(3)
% (6)
21 / 28
Version 3.2
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
y
Note (1) Definition of Viewing Angle (Tx, Ty):
www.panelook.com
Model No.: N141XC -L01
Approval
TX- = 90º
x-
6 o’clock
T
y- = 90º
y-
Note (2) Definition of Contrast Ratio (CR):
The contrast ratio can be calculated by the following expression.
Normal
Tx = Ty = 0º
Ty- Ty
Tx-
Tx+
y+
12 o’clock direction
T
y+ = 90º
x+
TX+ = 90º
Contrast Ratio (CR) = L63 / L0
L63: Luminance of gray level 63
L 0: Luminance of gray level 0
CR = CR (5)
CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (6).
Note (3) Definition of Response Time (T
100%
Optical
Response
Gray Level 63
90%
10%
0%
, TF):
R
Gray Level 63
Gra
Level 0
Tr
T
f
66.67 ms 66.67 ms
Time
22 / 28
Version 3.2
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
Model No.: N141XC -L01
Approval
Note (4) Definition of Average Luminance of White (L
Measure the luminance of gray level 63 at 5 points
L
= [L (1)+ L (2)+ L (3)+ L (4)+ L (5)] / 5
AVE
L (x) is corresponding to the luminance of the point X at Figure in Note (6).
Note (5) Measurement Setup:
The LCD module should be stabilized at given temperature for 20 minutes to avoid abrupt
temperature change during measuring. In order to stabilize the luminance, the measurement
should be executed after lighting Backlight for 20 minutes in a windless room.
LCD Module
LCD Panel
Center of the Screen
):
AVE
Field of View = 2º
BM-5A/CA210
CS-1000
500 mm
Light Shield Room
(Ambient Luminance < 2 lux)
23 / 28
Version 3.2
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
Note (6) Definition of White Variation (GW):
Measure the luminance of gray level 63 at 5 points
GW = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]
˄˃
www.panelook.com
Model No.: N141XC -L01
Approval
ˉ
˛˂ˇ
˅
˛
˛˂ˇ ˛˂ˇ ˛˂ˇ
ˌ ˄˃
ˇˈ
˄˄
˄˃ ˄˃
˄˃
˪˂ˇ ˪˂ˇ ˪˂ˇ ˪˂ˇ
Note (7) Definition of color gamut (C.G%):
C.G%= 'R G B /'R
R
R, G, B
'R
, G0, B0 : color coordinates of red, green, and blue defined by NTSC, respectively.
0
: color coordinates of module on 63 gray levels of red, green, and blue, respectively.
0 G0 B0
0 G0 B0
: area of triangle defined by R0, G0, B0
,*100%
'R G B: area of triangle defined by R, G, B
ˊ
ˆ
˄
˄˅
˪
ˋ
˄ˆ
˖ ˜˘ ʳ˄ˌ ˆ˄
˃ˁˌ
˃ˁˋ
˃ˁˊ
˃ˁˉ
˃ˁˈ
˃ˁˇ
˃ˁˆ
˃ˁ˅
˃ˁ˄
˃
˃ ˃ˁ˅ ˃ˁˇ ˃ˁˉ ˃ˁˋ
G
0
G
R
0
R
B
B
0
24 / 28
Version 3.2
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
8 PRECAUTIONS
8.1 HANDLING PRECAUTIONS
(1) The module should be assembled into the system firmly by using every mounting hole. Be careful not
to twist or bend the module.
(2) While assembling or installing modules, it can only be in the clean area. The dust and oil may cause
electrical short or damage the polarizer.
(3) Use fingerstalls or soft gloves in order to keep display clean during the incoming inspection and
assembly process.
(4) Do not press or scratch the surface harder than a HB pencil lead on the panel because the polarizer is
very soft and easily scratched.
(5) If the surface of the polarizer is dirty, please clean it by some absorbent cotton or soft cloth. Do not use
Ketone type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might
www.panelook.com
Model No.: N141XC -L01
Approval
permanently damage the polarizer due to chemical reaction.
(6) Wipe off water droplets or oil immediately. Staining and discoloration may occur if they left on panel for
a long time.
(7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In
case of contacting with hands, legs or clothes, it must be washed away thoroughly with soap.
(8) Protect the module from static electricity, it may cause damage to the C-MOS Gate Array IC.
(9) Do not disassemble the module.
(10) Do not pull or fold the lamp wire.
(11) Pins of I/F connector should not be touched directly with bare hands.
8.2 STORAGE PRECAUTIONS
(1) High temperature or humidity may reduce the performance of module. Please store LCD module within
the specified storage conditions.
(2) It is dangerous that moisture come into or contacted the LCD module, because the moisture may
damage LCD module when it is operating.
(3) It may reduce the display quality if the ambient temperature is lower than 10 ºC. For example, the
response time will become slowly, and the starting voltage of lamp will be higher than the room
temperature.
8.3 OPERATION PRECAUTIONS
(1) Do not pull the I/F connector in or out while the module is operating.
(2) Always follow the correct power on/off sequence when LCD module is connecting and operating. This
can prevent the CMOS LSI chips from damage during latch-up.
(3) The startup voltage of Backlight is approximately 1000 Volts. It may cause electrical shock while
assembling with inverter. Do not disassemble the module or insert anything into the Backlight unit.
25 / 28
Version 3.2
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
9 PACKING
9.1 CARTON
www.panelook.com
Model No.: N141XC -L01
Approval
9.2 PALLET
26 / 28
Version 3.2
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
N
www.panelook.com
Model No.: N141XC -L01
Approval
10 DEFINITION OF LABELS
10.1 CMO MODULE LABEL
The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.
10.2 CARTON LABEL
PN:13N7052
141XC-L01
27 / 28
Version 3.2
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Loading...
Buy Points How it Works FAQ Contact Us Questions and Suggestions Privacy Policy Cookie Policy Terms of Use