One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
Issued Date: Oct. 25, 2004
Model No.: N141XB -L09
Approval
Version Date
Ver 3.0
Oct. 25. ‘04 All
Page
(New)
REVISION HISTORY
Section Description
All Issue Approval Specification for Wistron (Acer Project).
3 / 29
. Version 3.0
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
1. GENERAL DESCRIPTION
1.1 OVERVIEW
N141XB -L09 is a 14.1” TFT Liquid Crystal Display module with single CCFL Backlight unit and 30 pins
LVDS interface. This module supports 1024 x 768 XGA mode and can display 262,144 colors. The optimum
viewing angle is at 6 o’clock direction. The inverter module for Backlight is not built in.
1.2 FEATURES
- Thin and light weight
- XGA (1024 x 768 pixels) resolution
- DE (Data Enable) only mode
- 3.3V LVDS (Low Voltage Differential Signaling) interface with 1 pixel/clock
- Support EDID Structure Version 1 Revision 3
www.panelook.com
Issued Date: Oct. 25, 2004
Model No.: N141XB -L09
Approval
1.3 APPLICATION
- TFT LCD Notebook
1.4 GENERAL SPECIFICATI0NS
Item Specification Unit Note
Active Area 285.7 (H) x 214.3 (V) (14.1” diagonal) mm
Bezel Opening Area 288.9 (H) x 217.5 (V) mm
Driver Element a-si TFT active matrix - Pixel Number 1024 x R.G.B. x 768 pixel Pixel Pitch 0.279 (H) x 0.279 (V) mm Pixel Arrangement RGB vertical stripe - Display Colors 262,144 color Transmissive Mode Normally white - Surface Treatment Hardness (3H), Anti-glare (Haze 25) - -
1.5 MECHANICAL SPECIFICATIONS
Item Min. Typ. Max. Unit Note
Horizontal(H) 298.5 299.0 299.5 mm
Module Size
I/F connector mounting position The mounting inclination of the connector makes the screen
Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.
Vertical(V) 227.5 228.0 228.5 mm
Depth(D) - 5.2 5.5 mm
Weight - 420 430 g -
center within ±0.5mm as the horizontal.
(1)
(1)
(2)
(2) Connector mounting position
+/- 0.5mm
4 / 29
. Version 3.0
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
A
2. ABSOLUTE MAXIMUM RATINGS
2.1 ABSOLUTE RATINGS OF ENVIRONMENT
Item Symbol
Storage Temperature TST -20 +60 ºC (1)
Operating Ambient Temperature TOP 0 +50 ºC (1), (2)
Shock (Non-Operating) S
Vibration (Non-Operating) V
Note (1) Temperature and relative humidity range is shown in the figure below.
(a) 90 %RH Max. (Ta Љ 40 ºC).
(b) Wet-bulb temperature should be 39 ºC Max. (Ta > 40 ºC).
(c) No condensation .
www.panelook.com
Min. Max.
- 220 G (3), (5)
NOP
- 1.5 G (4), (5)
NOP
Value
Issued Date: Oct. 25, 2004
Model No.: N141XB -L09
Approval
Unit Note
Note (2) The temperature of panel surface should be 0 ºC Min. and 50 ºC Max.
Note (3) 2.0ms, half sine wave, 1 time for ± X, ± Y, ± Z.
Relative Humidity (%RH)
100
90
80
60
Operating Range
40
20
Storage Range
5
Temperature (ºC)
8060 -20400 20-40
Note (4) 10 ~ 200 Hz, 0.5 Hr / Cycle, 1 cycles for each X, Y, Z. The fixing condition is shown as below:
Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough
t Room Temperature
Side Mount Fixing Screw
Gap=2mm
so that the module would not be twisted or bent by the fixture.
Bracket
LCD Module
Side Mount Fixing Screw
Stage
5 / 29
. Version 3.0
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
2.2 ELECTRICAL ABSOLUTE RATINGS
2.2.1 TFT LCD MODULE
Item Symbol
Power Supply Voltage Vcc -0.3 +4.0 V
Logic Input Voltage VIN -0.3 Vcc+0.3 V
2.2.2 BACKLIGHT UNIT
Item Symbol
Lamp Voltage VL - 2.5K V
Lamp Current IL - 6.5 mA
Lamp Frequency FL - 80 KHz
Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation
should be restricted to the conditions described under Normal Operating Conditions.
www.panelook.com
Value
Min. Max.
Value
Min. Max.
Unit Note
Unit Note
Issued Date: Oct. 25, 2004
Model No.: N141XB -L09
Approval
(1)
(1), (2), IL = (6.0) mA
RMS
RMS
(1), (2)
Note (2) Specified values are for lamp (Refer to Section 3.2 for further information).
6 / 29
. Version 3.0
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
Issued Date: Oct. 25, 2004
Model No.: N141XB -L09
3. ELECTRICAL CHARACTERISTICS
3.1 TFT LCD MODULE Ta = 25 ± 2 ºC
Parameter Symbol
Min. Typ. Max.
Power Supply Voltage Vcc 3.0 3.3 3.6 V Ripple Voltage VRP - - 100 mV Rush Current I
- - 1.5 A (2)
RUSH
White - 350 mA (3)a
Power Supply Current
Black - 400 mA (3)b
Vertical Stripe
lcc
- 400 mA (3)c
“H” Level VIH - - +100 mV - Differential Input Voltage for
LVDS Receiver Threshold
“L” Level V
-100 - - mV -
IL
Terminating Resistor RT - 100 - Ohm -
Note (1) The module should be always operated within above ranges.
Note (2) Measurement Conditions:
Value
Unit Note
Approval
+3.3V
R1
47K
Q1 2SK1475
FUSE
C3
1uF
Vcc
(LCD Module Input)
(High to Low)
(Control Signal)
SW
+12V
C1
1uF
VR1
R2
1K
47K
0.01uF
Q2
2SK1470
C2
Vcc rising time is 470us
+3.3V
0.9Vcc
0.1Vcc
GND
470us
7 / 29
. Version 3.0
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
Note (3) The specified power supply current is under the conditions at Vcc = 3.3 V, Ta = 25 ± 2 ºC, DC
www.panelook.com
Issued Date: Oct. 25, 2004
Model No.: N141XB -L09
Approval
Current and f
a. White Pattern
c. Vertical Stripe Pattern
= 60 Hz, whereas a power dissipation check pattern below is displayed.
v
b. Black Pattern
B
B
R
R
R
Active Area
R
B
B
B
R
R
G
G
G
G
G
G
B
B
B
Active Area
R
R
RR
Active Area
G
B
G
B
3.2 BACKLIGHT UNIT Ta = 25 ± 2 ºC
Parameter Symbol
Lamp Input Voltage VL 576 640 704 V
Lamp Current IL 3.0 6.0 6.5 mA
Lamp Turn On Voltage VS
Operating Frequency FL 50 - 80 KHz (3)
Power Consumption PL - 3.84 - W (4), IL = 6.0 mA
Lamp Life Time LBL 10,000 15,000 - Hrs (5)
Leakage Current IIN-I
Note (1) Lamp current is measured by utilizing a high frequency current meter as shown below:
LCD
Module
- - 1.0 mA (7)
OUT
HV (Pink)
LV (Black)
Min. Typ. Max.
- - 1360 (25
- - 1670 (0
Value
1
2
Current Meter
Unit Note
o
C)V
o
C)V
I
RMS
RMS
(2)
RMS
(2)
RMS
= 6.0 mA
L
(1)
Inverter
A
Note (2) The voltage shown above should be applied to the lamp for more than 1 second after startup.
Otherwise the lamp may not be turned on.
8 / 29
. Version 3.0
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
Note (3) The lamp frequency may generate interference with horizontal synchronous frequency from the
display, and this may cause line flow on the display. In order to avoid interference, the lamp
frequency should be detached from the horizontal synchronous frequency and its harmonics as far
as possible.
www.panelook.com
Issued Date: Oct. 25, 2004
Model No.: N141XB -L09
Approval
Note (4) P
= IL VL
L
Note (5) The lifetime of lamp is defined as the time when it continues to operate under the conditions at Ta
= 25 2
o
C and IL = 6.0 mA
until one of the following events occurs:
RMS
(a) When the brightness becomes Љ 50% of its original value.
(b) When the effective ignition length becomes Љ 80% of its original value. (Effective ignition
length is defined as an area that the brightness is less than 70% compared to the center point.)
Note (6) The waveform of the voltage output of inverter must be area-symmetric and the design of the
inverter must have specifications for the modularized lamp. The performance of the Backlight,
such as lifetime or brightness, is greatly influenced by the characteristics of the DC-AC inverter for
the lamp. All the parameters of an inverter should be carefully designed to avoid generating too
much current leakage from high voltage output of the inverter. When designing or ordering the
inverter please make sure that a poor lighting caused by the mismatch of the Backlight and the
inverter (miss-lighting, flicker, etc.) never occurs. If the above situation is confirmed, the module
should be operated in the same manners when it is installed in your instrument.
The output of the inverter must have symmetrical (negative and positive) voltage waveform and
symmetrical current waveform.(Unsymmetrical ratio is less than 10%) Please do not use the inverter,
which has unsymmetrical voltage and unsymmetrical current and spike wave. Lamp frequency may
produce interface with horizontal synchronous frequency and as a result this may cause beat on the
display. Therefore lamp frequency shall be as away possible from the horizontal synchronous
frequency and from its harmonics in order to prevent interference.
Requirements for a system inverter design, which is intended to have a better display performance, a
better power efficiency and a more reliable lamp. It shall help increase the lamp lifetime and reduce its
leakage current.
a. The asymmetry rate of the inverter waveform should be 10% below;
b. The distortion rate of the waveform should be within Ѕ2 ± 10%;
c. The ideal sine wave form shall be symmetric in positive and negative polarities.
* Asymmetry rate:
I p
| I
– I –p | / I
p
* 100%
rms
I
-p
* Distortion rate
I
(or I –p) / I
p
rms
9 / 29
. Version 3.0
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
Note (7) The lamp leakage current is measured by the current difference between in and out. And the
measurement condition is as below:
FG
Low
I
Low
www.panelook.com
Issued Date: Oct. 25, 2004
Model No.: N141XB -L09
Approval
LCD Module
High
Lamp
Current Probe
GND
Current Probe
Inverter
I
Leak(RMS)
= I
High(RMS)
- I
Low(RMS)
I
High
10 / 29
. Version 3.0
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
)
4. BLOCK DIAGRAM
4.1 TFT LCD MODULE
www.panelook.com
Issued Date: Oct. 25, 2004
Model No.: N141XB -L09
Approval
Rxin0(+/-)
Rxin1(+/-)
Rxin2(+/-)
CLK(+/-)
Vcc
(JAE-FI- XB30SL-HF10)
GND
Data
CLK
V
EDID
EDID
EDID
VL
LAMP CONNECTOR
4.2 BACKLIGHT UNIT
INPUT CONNECTOR
(JST-BHSR-02VS-1)
TIMING CONTROLLER
DC/DC CONVERTER &
REFERENCE VOLTAGE
LVDS INPUT /
GENERATOR
EDID
EEPROM
SCAN DRIVER IC
TFT LCD PANEL
(1024x3x768)
DATA DRIVER IC
BACKLIGHT UNIT
1 HV (Pink)
2 LV (Black
11 / 29
. Version 3.0
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
5. INPUT TERMINAL PIN ASSIGNMENT
5.1 TFT LCD MODULE
Pin Symbol Description Polarity Remark
1 Vss Ground
2 Vcc Power Supply +3.3 V (typical)
3 Vcc Power Supply +3.3 V (typical)
4 V
5 NC Non-Connection
6 CLK
7 DATA
8 Rxin0- LVDS Differential Data Input Negative
9 9 EISA ID manufacturer name (Compressed ASCII)
10 0A ID product code (N141XB)
11 0B ID product code (hex LSB first)
12 0C
13 0D
14 0E
15 0F
16 10
17 11
18 12
19 13
20 14
21 15
22 16
23 17
24 18
25 19
26 1A
27 1B
28 1C
29 1D
30 1E
31 1F
32 20
33 21
34 22
35 23 Established timings 1
36 24 Established timings 2 (1024x768@60Hz)
37 25 Manufacturer’s reserved timings
38 26 Standard timing ID # 1
39 27 Standard timing ID # 1
40 28 Standard timing ID # 2
41 29 Standard timing ID # 2
Byte #
(hex)
Field Name and Comments
EISA ID manufacturer name (ϘCMOϙ)
ID S/N (fixed Ϙ0ϙ)
ID S/N (fixed Ϙ0ϙ)
ID S/N (fixed Ϙ0ϙ)
ID S/N (fixed Ϙ0ϙ)
Week of manufacture (fixed Ϙ14ϙ)
Year of manufacture (fixed Ϙ2004ϙ)
EDID structure version # (Ϙ1ϙ)
EDID revision # (Ϙ3ϙ)
Video I/P definition (Ϙdigitalϙ)
Max H image size (Ϙ28 cmϙ)
Max V image size (Ϙ21 cmϙ)
Display Gamma (Gamma = ϙ2.2ϙ)
Feature support (ϘRGB, preferred timingϙ)
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
Issued Date: Oct. 25, 2004
Model No.: N141XB -L09
Approval
Byte #
(decimal)
42 2A Standard timing ID # 3
43 2B Standard timing ID # 3
44 2C Standard timing ID # 4
45 2D Standard timing ID # 4
46 2E Standard timing ID # 5
47 2F Standard timing ID # 5
48 30 Standard timing ID # 6
49 31 Standard timing ID # 6
50 32 Standard timing ID # 7
51 33 Standard timing ID # 7
52 34 Standard timing ID # 8
53 35 Standard timing ID # 8
54 36
55 37 # 1 Pixel clock (hex LSB first)
56 38
57 39
58 3A
59 3B
60 3C
61 3D
62 3E
63 3F
64 40
65 41 # 1 H sync offset: H sync pulse width : V sync offset : V sync
# 1 H active (Ϙ1024ϙ)
# 1 H blank (Ϙ320ϙ)
# 1 H active: H blank (Ϙ1024 : 320ϙ)
# 1 V active (ϙ768ϙ)
# 1 V blank (ϙ38ϙ)
# 1 V active: V blank (ϙ768 : 38ϙ)
# 1 H sync offset (ϙ24ϙ)
# 1 H sync pulse width (ϙ136ϙ)
# 1 V sync offset: V sync pulse width (ϙ3 : 6ϙ)
width (ϙ24 : 136 : 3 : 6ϙ)
# 1 H image size (ϙ285 mmϙ)
# 1 V image size (ϙ214 mmϙ)
# 1 H image size: V image size (ϙ285 : 214ϙ)
# 1 H boarder (ϙ0ϙ)
# 1 V boarder (ϙ0ϙ)
# 1 Flags (ϙNon-Interlace, Non-Stereo, Digital Separateϙ)
# 2 FE (hex) defines ASCII string (Model Name ϘN141XBϙ,
ASCII)
# 2 1st character of string (ϘNϙ)
# 2 2nd character of string (Ϙ1ϙ)
# 2 3rd character of string (Ϙ4ϙ)
# 2 4th character of string (Ϙ1ϙ)
# 2 5th character of string (ϘXϙ)
# 2 6th character of string (ϘBϙ)
100 64
101 65 # 3 New line character # 3 indicates end of ASCII string
102 66
103 67
104 68
105 69
106 6A
107 6B
108 6C Detailed timing description # 4
109 6D # 4 Flag
110 6E # 4 Reserved
111 6F
112 70 # 4 Flag
113 71
114 72
115 73
116 74
117 75
118 76 # 4 6th character of name (<space>)
119 77
120 78
121 79
122 7A # 4 New line character # 4 indicates end of Monitor name
123 7B
124 7C
125 7D
126 7E Extension flag
127 7F Checksum
Byte #
(hex)
# 2 Padding with ϘBlankϙ character
# 2 Padding with ϘBlankϙ character
# 2 Padding with ϘBlankϙ character
# 2 Padding with ϘBlankϙ character
# 3 FE (hex) defines ASCII string (Model Name ϘN141XBϙ,
ASCII)
# 3 1st character of string (ϘNϙ)
# 3 2nd character of string (Ϙ1ϙ)
# 3 3rd character of string (Ϙ4ϙ)
# 3 4th character of string (Ϙ1ϙ)
# 3 5th character of string (ϘXϙ)
# 3 6th character of string (ϘBϙ)
# 3 Padding with ϘBlankϙ character
# 3 Padding with ϘBlankϙ character
# 3 Padding with ϘBlankϙ character
# 3 Padding with ϘBlankϙ character
# 3 Padding with ϘBlankϙ character
# 3 Padding with ϘBlankϙ character
# 4 FC (hex) defines Monitor name (ϘColor LCDϙ, ASCII)
# 4 1st character of name (ϘCϙ)
# 4 2nd character of name (Ϙoϙ)
# 4 3rd character of name (Ϙlϙ)
# 4 4th character of name (Ϙoϙ)
# 4 5th character of name (Ϙrϙ)
# 4 7th character of name (ϘLϙ)
# 4 8th character of name (ϘCϙ)
# 4 9th character of name (ϘDϙ)
# 4 Padding with ϘBlankϙ character
# 4 Padding with ϘBlankϙ character
# 4 Padding with ϘBlankϙ character
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
5.6 EDID SIGINAL SPECIFICATION
(1) EDID Power
Parameter Symbol Conditions Min. Typ. Max. Unit
Power supply
voltage
Vcc Read Operation 2.2 — 5.5 V
www.panelook.com
Issued Date: Oct. 25, 2004
Model No.: N141XB -L09
Approval
(2) DC characteristics
SCL, SDA
terminal input voltage
Hysteresis Voltage VHYS 0.05 VCC— V
Output Voltage
Input Leak current
(Vin =0.1V~VCC)
Output Leak current ILO -10 10 uA
Terminal capacity(Input, Output) Cin, Cout— 10 pF
Operating current
Stillness current
(SDA=SCL=VCC)
(WP=VSS,A0,A1,A2=VSS)
Symbol Min. Max. Unit Index
High Voltage VIH
Low Voltage VIL —
0.7uV
CC
— V
V
CC
0.3uV
VOL1
VOL2
ILI
ICC Write
ICC Read
ICCS —
—
-10
-10
—
0.4
0.6
10
50
3
1
30
100
V
uA
mA
uA
IOL=3mA, CC=2.5V
IOL=6mA, CC=2.5V
WP=VSS
WP=VCC
Vout =0.1V~VCC,
WP=VSS
VCC=5.0V
0
Ta=25
C, Fclk=1.0MHz
VCC=5.5V,
SCL=400KHz
VCC=3.0V
VCC=5.5V
18 / 29
. Version 3.0
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
(3) AC characteristics (VCC=2.5~5.5V standard operation mode)
Item Symbol
Clock frequency Fclk — 100 — 400 KHz
Clock High Time THIGH 4000 — 900 —
Clock Low Time TLOW 4700 — 1300—
SDA, SCL falling time TR — 1000 — 300
SDA, SCL rising time TF — 300 — 300
START hold time
START setup time
Data input hold time
Data input setup time
STOP setup time
Output decision time from a
clock
Bus free time TBUF 4700 — 1300—
Rising time of Min VIH, VIL TOF — 250 20 250
THD:
STA
TSU:
STA
THD:
Data
TSU:
Data
TSU:
STO
TAA — 3500 100 900
www.panelook.com
VCC=2.5V-5.5V
(Standard operation
Min. Max. Min. Max. Unit Index
4000 — 600 —
4700 — 600 —
0 — 0 —
250 — 100 —
4700 — 600 —
mode)
Model No.: N141XB -L09
VCC=4.5V-5.5V
(High-speed
operation
mode)
Issued Date: Oct. 25, 2004
Approval
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
CBЉ100pF
Spike oppression TSP — 50 — 50 ns
A write-in cycle time TWR — 10 — 10 ms
The number of times of data
rewriting
Byte and page
— 1M — 1M — cycles
VCC=5.0V
Ta=25
mode
0
C,
19 / 29
. Version 3.0
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
6. INTERFACE TIMING
6.1 INPUT SIGNAL TIMING SPECIFICATIONS
The input signal timing specifications are shown as the following table and timing diagram.
Signal Item SymbolMin. Typ. Max. Unit Note
DCLK Frequency 1/Tc 50 65 68 MHz -
Vertical Total Time TV 771 806 850 TH -
DE
Vertical Addressing Time TVD 768 768 768 TH -
Horizontal Total Time TH 120013441500 Tc -
Horizontal Addressing Time THD 102410241024 Tc -
www.panelook.com
Issued Date: Oct. 25, 2004
Model No.: N141XB -L09
Approval
INPUT SIGNAL TIMING DIAGRAM
DE
DCLK
T
DE
DATA
TVD
C
v
T
T
H
HD
T
20 / 29
. Version 3.0
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
6.2 POWER ON/OFF SEQUENCE
Power On
www.panelook.com
Power Off
Issued Date: Oct. 25, 2004
Model No.: N141XB -L09
Approval
Restart
Power Supply
for LCD, Vcc
- Interface Signal
(LVDS Signal of
Transmitter), V
- Power for Lamp
Timing Specifications:
470us Љ t1 Љ 10 msec
0 < t2 Љ 50 msec
0 < t3 Љ 50 msec
0V
0V
I
10%
t4 Њ 500 msec
t5 Њ 200 msec
90%
t1
90%
Valid Data
t6 t5
ONOFF OFF
t4
10%
t3 t2
10%
t6 Њ 200 msec
Note (1) Please avoid floating state of interface signal at invalid period.
Note (2) When the interface signal is invalid, be sure to pull down the power supply of LCD Vcc to 0 V.
Note (3) The Backlight inverter power must be turned on after the power supply for the logic and the
interface signal is valid. The Backlight inverter power must be turned off before the power supply
for the logic and the interface signal is invalid.
21 / 29
. Version 3.0
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
7. OPTICAL CHARACTERISTICS
7.1 TEST CONDITIONS
Item Symbol Value Unit
Ambient Temperature Ta 25r2
Ambient Humidity Ha 50r10 %RH
Supply Voltage VCC 3.3 V
Input Signal According to typical value in "3. ELECTRICAL CHARACTERISTICS"
Inverter Current IL
Inverter Driving Frequency FL
Inverter Sumida-H05-4783B
The measurement methods of optical characteristics are shown in Section 7.2. The following items
should be measured under the test conditions described in Section 7.1 and stable environment shown in