One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 2.6
www.panelook.com
Page 3
Global LCD Panel Exchange Center
www.panelook.com
Issued Date: Jan 26, 2006
Model No.: N141I1 - L03
Approval
REVISION HISTORY
Version Date
0.0
1.0
2.0
2.1
2.2
2.3
2.4
2.5
2.6
Feb, 01,’05
May, 05,’05
May, 06, ‘05
May, 17, ‘05
May, 31, ‘05
Jul, 15, ‘05
Nov 23, ’05
Jan 17, ’06
Jan 26, ‘06
Page
(New)
All
7
15
18
20
25
26
N/A
15
15
6
9
23
23
4
25
26
27
New
Section Description
All
3.1
5.5
6.1
7.2
9.1
9.2
N/A
5.5
5.5
2.2.2
3.2
7.1
7.2
1.2
9.1
9.2
10.2
Appendix
Tentative specification was first issued.
Define power supply current
Update EDID code structure
Input signal timing specification
Add optical specification
Modify carton packing method
Modify pallet packing method
Approval spec is released
Update EDID code with sub-model name
Update EDID code with production week
Update lamp current for backlight unit
Update lamp current and operating frequency for backlight unit
Update test conditions: inverter driving frequency
Update optical specification: contract ratio, white variation, color
chromaticity
Declare the product fitting RoHS compliance
Modify the packing design for EPS texture
Modify the packing design for added corner protector
Carton label added “GP” & “RoHS” marks
Add drawing to specify cell gap and open bezel dimension
3 / 32
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 2.6
www.panelook.com
Page 4
Global LCD Panel Exchange Center
www.panelook.com
1 GENERAL DESCRIPTION
1.1 OVERVIEW
N141I1 - L03 is a 14.1” TFT Liquid Crystal Display module with single CCFL Backlight unit and 30 pins
LVDS interface. This module supports 1280 x 800 WXGA mode and can display 262,144 colors. The
optimum viewing angle is at 6 o’clock direction. The inverter module for Backlight is not built in.
1.2 FEATURES
- Thin and Light Weight
- WXGA (1280 x 800 pixels) resolution
- DE only mode
- 3.3V LVDS (Low Voltage Differential Signaling) interface with 1 pixel/clock
- RoHS compliance
Issued Date: Jan 26, 2006
Model No.: N141I1 - L03
Approval
1.3 APPLICATION
- TFT LCD Notebook
1.4 GENERAL SPECIFICATI0NS
Item Specification Unit Note
Active Area 303.36(H) X 189.6(V) mm
Bezel Opening Area 306.76 (H) x 193.0 (V) mm
Driver Element a-si TFT active matrix - Pixel Number 1280 x R.G.B. x 800 pixel Pixel Pitch 0.237 (H) x 0.237 (V) mm Pixel Arrangement RGB vertical stripe - Display Colors 262,144 color Transmissive Mode Normally white - Surface Treatment
Glare, ReflectionІ2%,3H
- -
1.5 MECHANICAL SPECIFICATIONS
Item Min. Typ. Max. Unit Note
Horizontal(H) 319 319.5 320 mm
Module Size
Vertical(V) 205 205.5 206 mm
Depth(D) -- 5.2 5.5 mm
Weight -- 425 440 g
(1)
(1)
Note (1) Please refer to the attached drawings for more information of front and back outline dimensions
4 / 32
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 2.6
www.panelook.com
Page 5
Global LCD Panel Exchange Center
A
2 ABSOLUTE MAXIMUM RATINGS
2.1 ABSOLUTE RATINGS OF ENVIRONMENT
Item Symbol
Storage Temperature TST -20 +60 ºC (1)
Operating Ambient Temperature TOP 0 +50 ºC (1), (2)
Shock (Non-Operating) S
Vibration (Non-Operating) V
Note (1) (a) 90 %RH Max. (Ta Љ 40 ºC).
(b) Wet-bulb temperature should be 39 ºC Max. (Ta > 40 ºC).
(c) No condensation.
Note (2) The temperature of panel display surface area should be 0 ºC Min. and 60 ºC Max..
Relative Humidity (%RH)
www.panelook.com
Issued Date: Jan 26, 2006
Model No.: N141I1 - L03
Approval
Value
Min. Max.
- 220/2 G/ms (3), (5)
NOP
- 1.5 G (4), (5)
NOP
Unit Note
100
90
80
60
Operating Range
40
20
10
Storage Range
Temperature (ºC)
Note (3) 1 time for ± X, ± Y, ± Z. for Condition (220G / 2ms) is half Sine Wave,.
Note (4) 10 ~ 300 Hz, 10 min / Cycle, 3 cycles for each X, Y, Z axis.
8060-20400 20-40
Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid
enough so that the module would not be twisted or bent by the fixture.
The fixing condition is shown as below:
t Room Temperature
Side Mount Fixing Screw
Gap=2mm
Bracket
LCD Module
Side Mount Fixing Screw
Stage
5 / 32
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 2.6
www.panelook.com
Page 6
Global LCD Panel Exchange Center
2.2 ELECTRICAL ABSOLUTE RATINGS
2.2.1 TFT LCD MODULE
Item Symbol
Power Supply Voltage VCC -0.3 +4.0 V
Logic Input Voltage VIN -0.3 VCC+0.3 V
2.2.2 BACKLIGHT UNIT
Item Symbol
Lamp Voltage VL - 2.5K V
Lamp Current IL - 6.5 mA
Lamp Frequency FL - 80 KHz
Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation
should be restricted to the conditions described under Normal Operating Conditions.
www.panelook.com
Value
Min. Max.
Value
Min. Max.
Unit Note
Unit Note
Issued Date: Jan 26, 2006
Model No.: N141I1 - L03
Approval
(1)
(1), (2), IL = 6.0 mA
RMS
RMS
(1), (2)
Note (2) Specified values are for lamp (Refer to 3.2 for further information).
6 / 32
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 2.6
www.panelook.com
Page 7
Global LCD Panel Exchange Center
www.panelook.com
Issued Date: Jan 26, 2006
Model No.: N141I1 - L03
3 ELECTRICAL CHARACTERISTICS
3.1 TFT LCD MODULE Ta = 25 ± 2 ºC
Parameter Symbol
Min. Typ. Max.
Power Supply Voltage Vcc 3.0 3.3 3.6 V Ripple Voltage VRP - - 100 mV Rush Current I
Power Supply Current
Logical Input Voltage
White - 335375mA(3)a
Black
“H” Level VIL - - +100 mV “L” Level V
- - 1.5 A (2)
RUSH
lcc
-100 - - mV -
IH
- 400 450 mA (3)b
Terminating Resistor RT - 100 - Ohm Power per EBL WG P
- TBD - W (4)
EBL
Note (1) The module should be always operated within above ranges.
Value
Unit Note
Approval
Note (2) Measurement Conditions:
+3.3V
R1
47K
(High to Low)
(Control Signal)
SW
+12V
C1
1uF
VR1
R2
1K
47K
Vcc rising time is 470us
Q1 2SK1475
C2
0.01uF
Q2
2SK1470
+3.3V
FUSE
C3
1uF
Vcc
(LCD Module Input)
0.9Vcc
0.1Vcc
GND
470us
Note (3) The specified power supply current is under the conditions at Vcc = 3.3 V, Ta = 25 ± 2 ºC, f
Hz, whereas a power dissipation check pattern below is displayed.
7 / 32
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
= 60
v
Version 2.6
www.panelook.com
Page 8
Global LCD Panel Exchange Center
www.panelook.com
Issued Date: Jan 26, 2006
Model No.: N141I1 - L03
Approval
a. White Pattern
Active Area
Note (4) The specified power are the sum of LCD panel electronics input power and the inverter input
power. Test conditions are as follows.
(a) Vcc = 3.3 V, Ta = 25 ± 2 ºC, f
(b) The pattern used is a black and white 32 x 36 checkerboard, slide #100 from the VESA file
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 2.6
www.panelook.com
Page 9
Global LCD Panel Exchange Center
www.panelook.com
Issued Date: Jan 26, 2006
Model No.: N141I1 - L03
3.2 BACKLIGHT UNIT Ta = 25 ± 2 ºC
Parameter Symbol
Min. Typ. Max.
Lamp Input Voltage VL 603 670 737 V
Lamp Current IL 2.0 6.0 6.5 mA
Lamp Turn On Voltage V
S
--- --- 1360 (25oC)V
--- --- 1500 (0
Operating Frequency FL 50 --- 80 KHz (3)
Lamp Life Time LBL 15,000 --- --- Hrs (5)
Power Consumption PL --- 4.02 --- W (4), IL = 6.0 mA
Note (1) Lamp current is measured by utilizing a high frequency current meter as shown below:
Value
o
C)V
Unit Note
I
RMS
(1)
RMS
(2)
RMS
(2)
RMS
Approval
= 6.0 mA
L
HV (Pink)
LCD
LV (White)
Module
1
Inverter
2
A
Current Meter
Note (2) The voltage shown above should be applied to the lamp for more than 1 second after startup.
Otherwise the lamp may not be turned on.
Note (3) The lamp frequency may produce interference with horizontal synchronous frequency from the
display, and this may cause line flow on the display. In order to avoid interference, the lamp
frequency should be detached from the horizontal synchronous frequency and its harmonics as far
as possible.
Note (4) P
L
= I
LVL
Note (5) The lifetime of lamp can be defined as the time in which it continues to operate under the condition
Ta = 25 2
o
C and IL = 6 mArms until one of the following events occurs:
(a) When the brightness becomes or lower than 50% of its original value.
(b) When the effective ignition length becomes or lower than 80% of its original value. (Effective
ignition length is defined as an area that has less than 70% brightness compared to the
brightness in the center point.)
Note (6) The waveform of the voltage output of inverter must be area-symmetric and the design of the
inverter must have specifications for the modularized lamp. The performance of the Backlight,
such as lifetime or brightness, is greatly influenced by the characteristics of the DC-AC inverter for
the lamp. All the parameters of an inverter should be carefully designed to avoid producing too
much current leakage from high voltage output of the inverter. When designing or ordering the
inverter please make sure that a poor lighting caused by the mismatch of the Backlight and the
inverter (miss-lighting, flicker, etc.) never occurs. If the above situation is confirmed, the module
should be operated in the same manners when it is installed in your instrument.
The output of the inverter must have symmetrical (negative and positive) voltage waveform and
symmetrical current waveform.(Unsymmetrical ratio is less than 10%) Please do not use the inverter
9 / 32
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 2.6
www.panelook.com
Page 10
Global LCD Panel Exchange Center
which has unsymmetrical voltage and unsymmetrical current and spike wave. Lamp frequency may
produce interface with horizontal synchronous frequency and as a result this may cause beat on the
display. Therefore lamp frequency shall be as away possible from the horizontal synchronous
frequency and from its harmonics in order to prevent interference.
Requirements for a system inverter design, which is intended to have a better display performance, a
better power efficiency and a more reliable lamp. It shall help increase the lamp lifetime and reduce its
leakage current.
a. The asymmetry rate of the inverter waveform should be 10% below.
b. The distortion rate of the waveform should be within Ѕ2 ± 10%.
c. The ideal sine wave form shall be symmetric in positive and negative polarities.
www.panelook.com
Issued Date: Jan 26, 2006
Model No.: N141I1 - L03
Approval
I p
I -p
* Asymmetry rate:
| I
* Distortion rate
I
– I –p | / I
p
(or I –p) / I
p
rms
rms
* 100%
10 / 32
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 2.6
www.panelook.com
Page 11
Global LCD Panel Exchange Center
)
4 BLOCK DIAGRAM
4.1 TFT LCD MODULE
www.panelook.com
Issued Date: Jan 26, 2006
Model No.: N141I1 - L03
Approval
Rxin0(+/-)
Rxin1(+/-)
Rxin2(+/-)
CLK(+/-)
Vcc
GND
Data
EDID
CLK
EDID
V
EDID
VL
(JAE-FI-XB30SL-HF10)
INPUT CONNECTOR
LAMP CONNECTOR
(JST-BHSR-02VS-1)
4.2 BACKLIGHT UNIT
LVDS INPUT /
TIMING CONTROLLER
DC/DC CONVERTER &
REFERENCE VOLTAGE
GENERATOR
EDID
EEPROM
SCAN DRIVER IC
TFT LCD PANEL
(1280xR.G.B.x800)
DATA DRIVER IC
BACKLIGHT UNIT
1 HV (Pink)
2 LV (White
11 / 32
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 2.6
www.panelook.com
Page 12
Global LCD Panel Exchange Center
5 INPUT TERMINAL PIN ASSIGNMENT
5.1 TFT LCD MODULE
Pin Symbol Description Polarity Remark
1 Vss Ground
2 Vcc Power Supply +3.3 V (typical)
3 Vcc Power Supply +3.3 V (typical)
4 V
5 BIST Panel BIST enable
6 CLK
7 DATA
8 Rxin0- LVDS Differential Data Input Negative
DDC 3.3V Power DDC 3.3V Power
EDID
DDC Clock DDC Clock
EDID
DDC Data DDC Data
EDID
www.panelook.com
Issued Date: Jan 26, 2006
Model No.: N141I1 - L03
Approval
R0~R5,G0
9 Rxin0+ LVDS Differential Data Input Positive
10 Vss Ground
11 Rxin1- LVDS Differential Data Input Negative
12 Rxin1+ LVDS Differential Data Input Positive
13 Vss Ground
14 Rxin2- LVDS Differential Data Input Negative B2~B5, DE, Hsync, Vsync
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 2.6
www.panelook.com
Page 16
Global LCD Panel Exchange Center
422A Standard timing ID # 3 01 00000001
432B Standard timing ID # 3
442C Standard timing ID # 4
452D Standard timing ID # 4
462E Standard timing ID # 5
472F Standard timing ID # 5
4830 Standard timing ID # 6
4931 Standard timing ID # 6
5032 Standard timing ID # 7
5133 Standard timing ID # 7
5234 Standard timing ID # 8
5335 Standard timing ID # 8
Detailed timing description # 1 Pixel clock (“71MHz”, According
54 36
5537 # 1 Pixel clock (hex LSB first)
5638 # 1 H active (“1280”)
5739 # 1 H blank (“160”)
583A # 1 H active : H blank (“1280 : 160”)
593B # 1 V active (”800”)
603C # 1 V blank (”23”)
613D # 1 V active : V blank (”800 :23”)
623E # 1 H sync offset (”48”)
633F # 1 H sync pulse width ("32”)
6440 # 1 V sync offset : V sync pulse width (”3 : 6”)
65 41
6642 # 1 H image size (”303 mm”) 2F
6743 # 1 V image size (”190 mm”) BE
6844 # 1 H image size : V image size (”303 : 190”)
6945 # 1 H boarder (”0”)
7046 # 1 V boarder (”0”)
75 4B
764C # 2 Flag
774D # 2 1st character of name (“N”) 4E
784E # 2 2nd character of name (“1”) 31
794F # 2 3rd character of name (“4”) 34
8050 # 2 4th character of name (“1”) 31
8151 # 2 5th character of name (“I”) 49
8252 # 2 6th character of name (“1”) 31
8353 # 2 7th character of name (“-”) 2D
8454 # 2 8th character of name (“L”) 4C
8555 # 2 9th character of name (“0”)
8656 # 2 9th character of name (“3”)
to VESA CVT Rev1.1)
# 1 H sync offset : H sync pulse width : V sync offset : V sync
width (”48: 32 : 3 : 6”)
# 1 Non-interlaced, Normal, no stereo, Separate sync, H/V pol
Negatives
# 2 FE (hex) defines ASCII string (Model Name “N141I1-L03”,
ASCII)
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 2.6
www.panelook.com
Page 17
Global LCD Panel Exchange Center
www.panelook.com
Issued Date: Jan 26, 2006
Model No.: N141I1 - L03
Approval
8757 # 2 New line character indicates end of ASCII string
8858 # 2 Padding with “Blank” character 20 00100000
8959 # 2 Padding with “Blank” character
905A Detailed timing description # 3
915B # 3 Flag
925C # 3 Reserved
935D # 3 FE (hex) defines ASCII string (Vendor “CMO”, ASCII)
945E # 3 Flag
955F # 3 1st character of string (“C”)
9660 # 3 2nd character of string (“M”)
9761 # 3 3rd character of string (“O”)
9862 # 3 New line character indicates end of ASCII string
9963 # 3 Padding with “Blank” character
100 64 # 3 Padding with “Blank” character
101 65 # 3 Padding with “Blank” character
102 66 # 3 Padding with “Blank” character
103 67 # 3 Padding with “Blank” character
104 68 # 3 Padding with “Blank” character
105 69 # 3 Padding with “Blank” character
106 6A # 3 Padding with “Blank” character
107 6B # 3 Padding with “Blank” character
108 6C Detailed timing description # 4
109 6D # 4 Flag
110 6E # 4 Reserved
# 4 FE (hex) defines ASCII string (Model Name“N141I1-L03”,
111 6F
112 70 # 4 Flag
113 71 # 4 1st character of name (“N”) 4E
114 72 # 4 2nd character of name (“1”) 31
115 73 # 4 3rd character of name (“4”) 34
116 74 # 4 4th character of name (“1”) 31
117 75 # 4 5th character of name (“I”) 49
118 76 # 4 6th character of name (“1”) 31
119 77 # 4 7th character of name (“-”) 2D
120 78 # 4 8th character of name (“L”) 4C
121 79 # 4 9th character of name (“0”)
122 7A # 4 9th character of name (“3”)
123 7B # 4 New line character indicates end of ASCII string
124 7C # 4 Padding with “Blank” character
125 7D # 4 Padding with “Blank” character
126 7E Extension flag
127 7F Checksum
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 2.6
www.panelook.com
Page 18
Global LCD Panel Exchange Center
www.panelook.com
Issued Date: Jan 26, 2006
Model No.: N141I1 - L03
Approval
4 4 Header
5 5 Header
6 6 Header
7 7 Header
88 EISA ID manufacturer name (“CMO”)
99 EISA ID manufacturer name (Compressed ASCII)
100A ID product code (N141I1-L02) 08
11 0B ID product code (hex LSB first; N141I1-L02) 14
120C ID S/N (fixed “0”)
130D ID S/N (fixed “0”)
140E ID S/N (fixed “0”)
150F ID S/N (fixed “0”)
1610 Week of manufacture (fixed week code)
1711 Year of manufacture (fixed year code)
1812 EDID structure version # (“1”)
1913 EDID revision # (“3”)
2014 Video I/P definition (“digital”)
2115 Active area horizontal 30.336cm 1E
2216 Active area vertical 18.96cm 13
2317 Display Gamma (Gamma = ”2.2”)
2418 Feature support (“Active off, RGB Color”)
2519 Rx1 Rx0 Ry1 Ry0 Gx1 Gx0 Gy1 Gy0 04
261A Bx1 Bx0 By1 By0 Wx1 Wx0 Wy1 Wy0 85
27 1B Rx=0.590 97
28 1C Ry=0.340 57
29 1D Gx=0.317 51
30 1E Gy=0.535 89
31 1F Bx=0.150 26
32 20 By=0.121 1F
33 21 Wx=0.313 50
34 22 Wy=0.329 54
3523 Established timings 1
3624 Established timings 2
3725 Manufacturer’s reserved timings
3826 Standard timing ID # 1
3927 Standard timing ID # 1
4028 Standard timing ID # 2
4129 Standard timing ID # 2
422A Standard timing ID # 3 01 00000001
432B Standard timing ID # 3
442C Standard timing ID # 4
452D Standard timing ID # 4
462E Standard timing ID # 5
472F Standard timing ID # 5
4830 Standard timing ID # 6
4931 Standard timing ID # 6
5032 Standard timing ID # 7
75 4B
764C # 2 Flag
774D # 2 1st character of name (“N”) 4E
784E # 2 2nd character of name (“1”) 31
794F # 2 3rd character of name (“4”) 34
8050 # 2 4th character of name (“1”) 31
8151 # 2 5th character of name (“I”) 49
8252 # 2 6th character of name (“1”) 31
8353 # 2 7th character of name (“-”) 2D
8454 # 2 8th character of name (“L”) 4C
8555 # 2 9th character of name (“0”)
8656 # 2 9th character of name (“3”)
8757 # 2 New line character indicates end of ASCII string
8858 # 2 Padding with “Blank” character 20 00100000
8959 # 2 Padding with “Blank” character
905A Detailed timing description # 3
915B # 3 Flag
925C # 3 Reserved
935D # 3 FE (hex) defines ASCII string (Vendor “CMO”, ASCII)
945E # 3 Flag
955F # 3 1st character of string (“C”)
to VESA CVT Rev1.1)
# 1 H sync offset : H sync pulse width : V sync offset : V sync
width (”48: 32 : 3 : 6”)
# 1 Non-interlaced, Normal, no stereo, Separate sync, H/V pol
Negatives
# 2 FE (hex) defines ASCII string (Model Name “N141I1-L02”,
ASCII)
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 2.6
www.panelook.com
Page 20
Global LCD Panel Exchange Center
www.panelook.com
Issued Date: Jan 26, 2006
Model No.: N141I1 - L03
Approval
9660 # 3 2nd character of string (“M”)
9761 # 3 3rd character of string (“O”)
9862 # 3 New line character indicates end of ASCII string
9963 # 3 Padding with “Blank” character
100 64 # 3 Padding with “Blank” character
101 65 # 3 Padding with “Blank” character
102 66 # 3 Padding with “Blank” character
103 67 # 3 Padding with “Blank” character
104 68 # 3 Padding with “Blank” character
105 69 # 3 Padding with “Blank” character
106 6A # 3 Padding with “Blank” character
107 6B # 3 Padding with “Blank” character
108 6C Detailed timing description # 4
109 6D # 4 Flag
110 6E # 4 Reserved
# 4 FE (hex) defines ASCII string (Model Name“N141I1-L02”,
111 6F
112 70 # 4 Flag
113 71 # 4 1st character of name (“N”) 4E
114 72 # 4 2nd character of name (“1”) 31
115 73 # 4 3rd character of name (“4”) 34
116 74 # 4 4th character of name (“1”) 31
117 75 # 4 5th character of name (“I”) 49
118 76 # 4 6th character of name (“1”) 31
119 77 # 4 7th character of name (“-”) 2D
120 78 # 4 8th character of name (“L”) 4C
121 79 # 4 9th character of name (“0”)
122 7A # 4 9th character of name (“2”)
123 7B # 4 New line character indicates end of ASCII string
124 7C # 4 Padding with “Blank” character
125 7D # 4 Padding with “Blank” character
126 7E Extension flag
127 7F Checksum
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 2.6
www.panelook.com
Page 21
Global LCD Panel Exchange Center
6 INTERFACE TIMING
6.1 INPUT SIGNAL TIMING SPECIFICATIONS
The specifications of input signal timing are as the following table and timing diagram.
Signal Item SymbolMin. Typ. Max. Unit Note
DCLK Frequency 1/Tc 5071.180MHz-
Vertical Total Time TV 810 823 2000 TH -
DE
Vertical Addressing Time TVD 800 800 800 TH -
Horizontal Total Time TH 136014401900 Tc -
Horizontal Addressing Time THD 128012801280 Tc -
INPUT SIGNAL TIMING DIAGRAM
www.panelook.com
Issued Date: Jan 26, 2006
Model No.: N141I1 - L03
Approval
DE
DCLK
TC
DE
DATA
6.2 POWER ON/OFF SEQUENCE
Power On
90%
Power Supply
for LCD, Vcc
0V
10%
HD
T
10%
Restart
10%
t4
Power Off
t7
90%
t1
t3t2
- Interface Signal
(LVDS Signal of
Transmitter), V
I
- Power for Lamp
0V
Valid Data
t6t5
50%50%
ONOFF OFF
21 / 32
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 2.6
www.panelook.com
Page 22
Global LCD Panel Exchange Center
Timing Specifications:
0.5< t1 Љ 10 msec
0 < t2 Љ 50 msec
0 < t3 Љ 50 msec
t4 Њ 500 msec
t5 Њ 200 msec
t6 Њ 200 msec
Note (1) Please avoid floating state of interface signal at invalid period.
Note (2) When the interface signal is invalid, be sure to pull down the power supply of LCD Vcc to 0 V.
Note (3) The Backlight inverter power must be turned on after the power supply for the logic and the
interface signal is valid. The Backlight inverter power must be turned off before the power supply
for the logic and the interface signal is invalid.
www.panelook.com
Issued Date: Jan 26, 2006
Model No.: N141I1 - L03
Approval
Note (4) Sometimes some slight noise shows when LCD is turned off (even backlight is already off). To
avoid this phenomenon, we suggest that the Vcc falling time had better to follow
t7 Њ 5 msec
22 / 32
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 2.6
www.panelook.com
Page 23
Global LCD Panel Exchange Center
7 OPTICAL CHARACTERISTICS
7.1 TEST CONDITIONS
Item Symbol Value Unit
Ambient Temperature Ta
Ambient Humidity Ha
Supply Voltage VCC 3.3 V
Input Signal According to typical value in "3. ELECTRICAL CHARACTERISTICS"
Inverter Current IL 6 mA
Inverter Driving Frequency FL 61 KHz
Inverter H05-4915
The relative measurement methods of optical characteristics are shown in 7.2. The following items
should be measured under the test conditions described in 7.1 and stable environment shown in Note (5).
7.2 OPTICAL SPECIFICATIONS
ItemSymbol Condition Min. Typ. Max. Unit Note
Contrast Ratio CR350 500 - (2), (5)
Response Time
Average Luminance of White L
White Variation
Red
Color
Chromaticity
Viewing Angle
Green
Blue
White
Horizontal
Vertical
www.panelook.com
Issued Date: Jan 26, 2006
Model No.: N141I1 - L03
Approval
o
25r2
50r10
TR - 510ms
- 11 16ms
T
F
150 185cd/m2(4), (5)
AVE
GW
Rx
Ry
Gx
Gy
Bx
By
T
=0q, TY =0q
x
Viewing Normal
Angle
1.4 - (5), (6)
0.588
0.337
0.315
TYP
-0.03
0.534
0.152
TYP
+0.03
0.130
Wx 0.313 -
Wy
Tx+
T
x
TY+
T
Y
CRt10
-
0.329
40 45
40 45
15 20
40 45
C
%RH
-
-
-
-
-
-
-
Deg.
(3)
(1)
23 / 32
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 2.6
www.panelook.com
Page 24
Global LCD Panel Exchange Center
.67 ms
Note (1) Definition of Viewing Angle (Tx, Ty):
www.panelook.com
Issued Date: Jan 26, 2006
Model No.: N141I1 - L03
Approval
Normal
Tx = Ty = 0º
Ty-Ty
TX- = 90º
6 o’clock
T
y- = 90º
x-
y-
Note (2) Definition of Contrast Ratio (CR):
The contrast ratio can be calculated by the following expression.
Contrast Ratio (CR) = L63 / L0
L63: Luminance of gray level 63
L 0: Luminance of gray level 0
CR = CR (5)
CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (6).
Tx
Tx
y+
12 o’clock direction
T
y+ = 90º
x+
TX+ = 90º
Note (3) Definition of Response Time (T
100%
90%
Optical
Response
10%
0%
T
R
66.67 ms
, TF):
R
66
Time
T
F
24 / 32
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 2.6
www.panelook.com
Page 25
Global LCD Panel Exchange Center
www.panelook.com
Issued Date: Jan 26, 2006
Model No.: N141I1 - L03
Approval
Note (4) Definition of Average Luminance of White (L
Measure the luminance of gray level 63 at 5 points
L
= [L (1)+ L (2)+ L (3)+ L (4)+ L (5)] / 5
AVE
L (x) is corresponding to the luminance of the point X at Figure in Note (6)
Note (5) Measurement Setup:
The LCD module should be stabilized at given temperature for 20 minutes to avoid abrupt
temperature change during measuring. In order to stabilize the luminance, the measurement
should be executed after lighting Backlight for 20 minutes in a windless room.
LCD Module
LCD Panel
Center of the Screen
AVE
):
Photometer
(CA210, CS-1000T)
Field of View = 2º
500 mm
Light Shield Room
(Ambient Luminance < 2 lux)
25 / 32
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 2.6
www.panelook.com
Page 26
Global LCD Panel Exchange Center
Note (6) Definition of White Variation (GW):
Measure the luminance of gray level 63 at 5 points
GW = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]
www.panelook.com
Issued Date: Jan 26, 2006
Model No.: N141I1 - L03
Approval
Horizontal Line
D
D/4D/23D/4
W/4
W/2
W
Vertical Line
3W/4
12
X
: Test Point
X=1 to 5
3
5
4
Active Area
26 / 32
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 2.6
www.panelook.com
Page 27
Global LCD Panel Exchange Center
8 PRECAUTIONS
8.1 HANDLING PRECAUTIONS
(1) The module should be assembled into the system firmly by using every mounting hole. Be careful not
to twist or bend the module.
(2) While assembling or installing modules, it can only be in the clean area. The dust and oil may cause
electrical short or damage the polarizer.
(3) Use fingerstalls or soft gloves in order to keep display clean during the incoming inspection and
assembly process.
(4) Do not press or scratch the surface harder than a HB pencil lead on the panel because the polarizer is
very soft and easily scratched.
(5) If the surface of the polarizer is dirty, please clean it by some absorbent cotton or soft cloth. Do not use
Ketone type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might
www.panelook.com
Issued Date: Jan 26, 2006
Model No.: N141I1 - L03
Approval
permanently damage the polarizer due to chemical reaction.
(6) Wipe off water droplets or oil immediately. Staining and discoloration may occur if they left on panel for
a long time.
(7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In
case of contacting with hands, legs or clothes, it must be washed away thoroughly with soap.
(8) Protect the module from static electricity, it may cause damage to the C-MOS Gate Array IC.
(9) Do not disassemble the module.
(10) Do not pull or fold the lamp wire.
(11) Pins of I/F connector should not be touched directly with bare hands.
8.2 STORAGE PRECAUTIONS
(1) High temperature or humidity may reduce the performance of module. Please store LCD module within
the specified storage conditions.
(2) It is dangerous that moisture come into or contacted the LCD module, because the moisture may
damage LCD module when it is operating.
(3) It may reduce the display quality if the ambient temperature is lower than 10 ºC. For example, the
response time will become slowly, and the starting voltage of lamp will be higher than the room
temperature.
8.3 OPERATION PRECAUTIONS
(1) Do not pull the I/F connector in or out while the module is operating.
(2) Always follow the correct power on/off sequence when LCD module is connecting and operating. This
can prevent the CMOS LSI chips from damage during latch-up.
(3) The startup voltage of Backlight is approximately 1000 Volts. It may cause electrical shock while
assembling with inverter. Do not disassemble the module or insert anything into the Backlight unit.
27 / 32
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 2.6
www.panelook.com
Page 28
Global LCD Panel Exchange Center
9 PACKAGING
9.1 CARTON
www.panelook.com
Issued Date: Jan 26, 2006
Model No.: N141I1 - L03
Approval
Figure. 9-1 Packing method
28 / 32
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 2.6
www.panelook.com
Page 29
Global LCD Panel Exchange Center
9.2 PALLET
www.panelook.com
Issued Date: Jan 26, 2006
Model No.: N141I1 - L03
Approval
Figure. 9-2 Packing method
29 / 32
Version 2.6
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 30
Global LCD Panel Exchange Center
www.panelook.com
Issued Date: Jan 26, 2006
Model No.: N141I1 - L03
Approval
10 DEFINITION OF LABELS
10.1 CMO MODULE LABEL
The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.