How it Works
CMO
Loading...
N133I1-L05
Specification
29 pgs696.87 Kb0

CMO N133I1-L05 Specification

Download
Page 1
Global LCD Panel Exchange Center
www.panelook.com
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
A
TFT LCD Approval Specification
MODEL NO.: N133I1 - L05
Doc No.:
Issued Date: Sept. 7, 2006
Model No.: N133I1 - L05
Approval
Customer: BenQ/Quanta
pproved by:
Note:
記錄 工作 審核 角色 投票
2006-09-11 18:01:05 CST
2006-09-11 16:35:24 CST
Approve by Dept. Mgr.(QA RA)
Approve by Director
tomy_chen(陳永一 /52720/54140/43150)
jack_fan(范國書/56810/ 54910)
Assignee Accept
Director Accept
1 / 29
Page 2
Global LCD Panel Exchange Center
www.panelook.com
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Doc No.:
Issued Date: Sept. 7, 2006
Model No.: N133I1 - L05
Approval
- CONTENTS -
REVISION HISTORY
1. GENERAL DESCRIPTION
1.1 OVERVIEW
1.2 FEATURES
1.3 APPLICATION
1.4 GENERAL SPECIFICATIONS
1.5 MECHANICAL SPECIFICATIONS
2. ABSOLUTE MAXIMUM RATINGS
2.1 ABSOLUTE RATINGS OF ENVIRONMENT
2.2 ELECTRICAL ABSOLUTE RATINGS
2.2.1 TFT LCD MODULE
2.2.2 BACKLIGHT UNIT
3. ELECTRICAL CHARACTERISTICS
3.1 TFT LCD MODULE
3.2 BACKLIGHT UNIT
4. BLOCK DIAGRAM
4.1 TFT LCD MODULE
4.2 BACKLIGHT UNIT
5. INPUT TERMINAL PIN ASSIGNMENT
5.1 TFT LCD MODULE
5.2 BACKLIGHT UNIT
5.3 TIMING DIAGRAM OF LVDS INPUT SIGNAL
5.4 COLOR DAT A INPUT ASSIGNMENT
5.5 EDID DATA STRUCTURE
6. INTERFACE TIMING
6.1 INPUT SIGNAL TIMING SPECIFICATIONS
6.2 POWER ON/OFF SEQUENCE
7. OPTICAL CHARACTERISTICS
7.1 TEST CONDITIONS
7.2 OPTICAL SPECIFICATIONS
8. PRECAUTIONS
8.1 HANDLING PRECAUTIONS
8.2 STORAGE PRECAUTIONS
8.3 OPERATION PRECAUTIONS
9. PACKING ------------------------------------------------------- 23
9.1 CARTON
9.2 PALLET
10. DEFINITION OF LABELS
10.1 CMO MODULE LABEL
10.2 CMO CARTON LABE
10.3 CUSTOMER CARTON LABEL
10.4 CUSTOMER PALLET LABEL
------------------------------------------------------- 3
------------------------------------------------------- 4
------------------------------------------------------- 5
------------------------------------------------------- 7
------------------------------------------------------- 11
------------------------------------------------------- 12
------------------------------------------------------- 16
------------------------------------------------------- 18
------------------------------------------------------- 22
------------------------------------------------------- 25
2 / 29
Page 3
Global LCD Panel Exchange Center
www.panelook.com
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Version Date
3.0
Sept, 7,’06 All
Page
(New)
Section Description
Doc No.:
Issued Date: Sept. 7, 2006
Model No.: N133I1 - L05
Approval
REVISION HISTORY
All Approval specification was first issued.
3 / 29
Page 4
Global LCD Panel Exchange Center
www.panelook.com
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
1. GENERAL DESCRIPTION
1.1 OVERVIEW
N133I1 - L05 is a 13.3” TFT Liquid Crystal Display module with single CCFL Backlight unit and 20 pins LVDS interface. This module supports 1280 x 800 WXGA mode and can display 262,144 colors. The optimum viewing angle is at 6 o’clock direction. The inverter module for Backlight is not built in.
1.2 FEATURES
- Thin and Light Weight
- WXGA (1280 x 800 pixels) resolution
- DE only mode
- 3.3V LVDS (Low Voltage Differential Signaling) interface with 1 pixel/clock
Doc No.:
Issued Date: Sept. 7, 2006
Model No.: N133I1 - L05
Approval
1.3 APPLICA TION
- TFT LCD Notebook
1.4 GENERAL SPECIFICATI0NS
Item Specification Unit Note Active Area 286.08 (H) x 178.8 (V) mm Bezel Opening Area 289.1 (H) x 181.8 (V) mm Driver Element a-si TFT active matrix - ­Pixel Number 1280 x R.G.B. x 800 pixel ­Pixel Pitch 0.2235 (H) x 0.2235 (V) mm ­Pixel Arrangement RGB vertical stripe - ­Display Colors 262,144 color ­Transmissive Mode Normally white - ­Surface Treat ment Glare , 2H - -
1.5 MECHANICAL SPECIFICATIONS
Item Min. Typ. Max. Unit Note
Horizontal(H) 298.5 299 299.5 mm
Module Size
I/F connector mounting position The mounting inclination of the connector makes the screen
Note (1) Please refer to the attached drawings for more information of front and back outline dimensi ons.
Vertical(V) 194.5 195 195.5 mm Depth(D) --- --- 5.5 mm
Weight --- 350 365 g -
center within ±0.5mm as the horizontal.
(1)
(1)
(2)
Note (2) Connector mounting position
+/- 0.5mm
4 / 29
Page 5
Global LCD Panel Exchange Center
www.panelook.com
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
A
2. ABSOLUTE MAXIMUM RATINGS
2.1 ABSOLUTE RATINGS OF ENVIRONMENT
Item Symbol
Storage Temperature TST -20 +60 ºC (1) Operating Ambient T emperature TOP 0 +50 ºC (1), (2) Shock (Non-Operating) S Vibration (Non-Operating) V
Note (1) Temperature and relative humidity range is shown in the figure below. (a) 90 %RH Max. (Ta ≦ 40 ºC). (b) Wet-bulb temperature should be 39 ºC Max. (Ta > 40 ºC). (c) No condensation.
Relative Humidity (%RH)
Min. Max.
- 200/2 G/ms (3), (5)
NOP
- 1.5 G (4), (5)
NOP
Value
Doc No.:
Issued Date: Sept. 7, 2006
Model No.: N133I1 - L05
Approval
Unit Note
100
90 80
60
Operating Range
40
20 10
Storage Range
Temperature (ºC)
Note (2) The temperature of panel surface should be 0 ºC Min. and 60 ºC Max. Note (3) 1 time for ± X, ± Y, ± Z. for Condition (200G / 2ms) is half Sine Wave, Note (4) 10 ~ 200 Hz, 0.5 Hr / Cycle, 1 cycles for each X, Y, Z.
8060 -20 400 20-40
Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough
so that the module would not be twisted or bent by the fixture. The fixing condition is shown as below:
t Room Temperature
Side Mount Fixing Screw
Gap=2mm
Bracket
LCD Module
Side Mount Fixing Screw
Stage
5 / 29
Page 6
Global LCD Panel Exchange Center
www.panelook.com
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
2.2 ELECTRICAL ABSOLUTE RATINGS
2.2.1 TFT LCD MODULE
Item Symbol
Power Supply Voltage VCC -0.3 +4.0 V Logic Input Voltage VIN -0.3 VCC+0.3 V
2.2.2 BACKLIGHT UNIT
Item Symbol
Lamp Voltage VL -- 2.5K V Lamp Current IL 2.0 7.0 mA Lamp Frequency FL 45 80 KHz
Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation
should be restricted to the conditions described under Normal Operating Conditions.
Value
Min. Max.
Value
Min. Max.
Unit Note
Unit Note
Doc No.:
Issued Date: Sept. 7, 2006
Model No.: N133I1 - L05
(1)
(1), (2), IL = 6.0 mA
RMS
RMS
(1), (2)
Approval
Note (2) Specified values are for la mp (Refer to 3.2 for furthe r information).
6 / 29
Page 7
Global LCD Panel Exchange Center
www.panelook.com
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
3. ELECTRICAL CHARACTERISTICS
3.1 TFT LCD MODULE
Parameter Symbol
Min. Typ. Max. Power Supply Voltage Vcc 3.0 3.3 3.6 V ­Permissive Ripple Voltage VRP 50 mV ­Rush Current I
1.5 A (2)
RUSH
Initial Stage Current IIS 1.0 A (2) Power Supply Current
LVDS Differential Input High Threshold V LVDS Differential Input Low Threshold V
White 255 295 mA (3)a Black
Icc
TH(LVDS)
TL(LVDS)
330 375 mA (3)b +100 mV
-100 mV
LVDS Common Mode Voltage VCM 1.125 1.375 V (5) LVDS Differential Input Voltage |VID| 100 600 mV (5) Terminating Resistor RT 100 Ohm Power per EBL WG P
- 2.62 - W (4)
EBL
Note (1) The ambient temperature is Ta = 25 ± 2 ºC.
Value
Doc No.:
Issued Date: Sept. 7, 2006
Model No.: N133I1 - L05
Approval
Unit Note
(5),
=1.2V
V
CM
(5)
=1.2V
V
CM
Note (2) I I
: the maximum current when VCC is rising
RUSH
: the maximum current of the first 100ms after power-on
IS
Measurement Conditions: Shown as the following figure. Test pattern: black.
+3.3V
R1
47K
Q1 2SK1475
FUSE
(High to Low)
(Control Signal)
SW
+12V
C1
1uF
VR1
R2
1K
47K
0.01uF
Q2
2SK1470
C2
Vcc rising time is 470us
0.9Vcc
0V
470us
0.1Vcc
+3.3V
100ms
I
RUSH
C3 1uF
I
IS
Vcc
(LCD Module Input)
VCC
ICC
7 / 29
Page 8
Global LCD Panel Exchange Center
www.panelook.com
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
|
|
|
Note (3) The specified power supply current is under the conditions at Vcc = 3.3 V, Ta = 25 ± 2 ºC, fv = 60
Hz, whereas a power dissipation check pattern belo w is displayed.
Doc No.:
Issued Date: Sept. 7, 2006
Model No.: N133I1 - L05
Approval
Note (4) The specified power are the sum of LCD panel electronics input power and the inverter input
a. White Pattern
Active Area
power. Test conditions are as follows. (a) Vcc = 3.3 V, Ta = 25 ± 2 ºC, f (b) The pattern used is a black and white 32 x 36 checkerboard, slide #100 from the VESA file
“Flat Panel Display Monitor Setup Patterns”, FPDMSU.ppt. (c) Luminance: 60 nits. (d) The inverter used is provided from Sumida (www.sumida.com.tw)
= 60 Hz,
v
b. Black Pattern
Active Area
. Please contact Sumida for
detail information. CMO doesn’t provide the inverter in this product.
Note (5) The parameters of LVDS signals are defined as the following figures.
CM
Single Ended
Differential
V
0V
V
0V
V
VID|
VID
8 / 29
Page 9
Global LCD Panel Exchange Center
www.panelook.com
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Doc No.:
Issued Date: Sept. 7, 2006
Model No.: N133I1 - L05
3.2 BACKLIGHT UNIT Ta = 25 ± 2 ºC
Parameter Symbol
Min. Typ. Max. Lamp Input Voltage VL 576 640 704 V Lamp Current IL 2.0 6.0 7.0 mA
Lamp Turn On Voltage VS
--- --- 1300 (25
--- --- 1450 (0 Operating Frequency FL 45 55 80 KHz (3) Lamp Life Time LBL 15,000 --- --- Hrs (5) Power Consumption PL 3.46 3.84 4.22 W (4), IL = 6.0 mA
Note (1) Lamp current is measured by utilizing a high frequency current meter as shown below:
Value
o
C) V
o
C) V
Unit Note
I
RMS
(1)
RMS
(2)
RMS
(2)
RMS
Approval
= 6.0 mA
L
LCD Module
HV (Pink) LV (White)
1 2
Current Meter
Inverter
A
Note (2) The voltage that must be larger than Vs should be applied to the lamp for more than 1 second
after startup. Otherwise, the lamp may not be turned on normally.
Note (3) The lamp frequency may produce interference with horizontal synchronous frequency from the
display, and this may cause line flow on the display. In order to avoid interference, the lamp frequency should be detached from the horizontal synchronous frequency and its harmonics as far as possible.
Note (4) P
= IL ×VL
L
Note (5) The lifetime of lamp can be defined as the time in which it continues to operate under the condition
Ta = 25 ±2
o
C and IL = 6 mArms until one of the following events occurs: (a) When the brightness becomes or lower than 50% of its original value. (b) When the effective ignition length becomes or lower than 80% of its original value. (Effective
ignition length is defined as an area that has less than 70% brightness compared to the brightness in the center point.)
Note (6) The waveform of the voltage output of inverter must be area-symmetric and the design of the
inverter must have specifications for the modularized lamp. The performance of the Backlight, such as lifetime or brightness, is greatly influenced by the characteristics of the DC-AC inverter for the lamp. All the parameters of an inverter should be carefully designed to avoid producing too much current leakage from high voltage output of the inverter. When designing or ordering the inverter please make sure that a poor lighting caused by the mismatch of the Backlight and the inverter (miss-lighting, flicker, etc.) never occurs. If the above situation is confirmed, the module should be operated in the same manners when it is installed in your instrument.
The output of the inverter must have symmetrical (negative and positive) voltage waveform and
9 / 29
Page 10
Global LCD Panel Exchange Center
www.panelook.com
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
symmetrical current waveform.(Unsymmetrical ratio is less than 10%) Please do not use the inverter which has unsymmetrical voltage and unsymmetrical current and spike wave. Lamp frequency may produce interface with horizontal synchronous frequency and as a result this may cause beat on the display. Therefore lamp frequency shall be as away possible from the horizont al synchronous frequency and from its harmonics in order to prevent interference.
Requirements for a system inverter design, which is intended to have a better display performance, a better power efficiency and a more reliable lamp. It shall help increase the lamp lifetime and redu ce its leakage current. a. The asymmetry rate of the inverter waveform should be 10% below. b. The distortion rate of the waveform should be within √2 ± 10%. c. The ideal sine wave form shall be symmetric in positive and negative polarities.
Doc No.:
Issued Date: Sept. 7, 2006
Model No.: N133I1 - L05
Approval
* Asymmetry rate:
I p
I -p
| I
* Distortion rate I
– I –p | / I
p
(or I –p) / I
p
rms
rms
* 100%
10 / 29
Page 11
Global LCD Panel Exchange Center
www.panelook.com
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
)
4. BLOCK DIAGRAM
4.1 TFT LCD MODULE
LVDS Display Data & Clock
INPUT CONNECTOR
Vcc
GND
Data
CLK
V
EDID
EDID
EDID
VL
LAMP CONNECTOR
LVDS INPUT /
TIMING CONTROLLER
DC/DC CONVERTER &
REFERENCE VOLTAGE
GENERATOR
EDID
EEPROM
Issued Date: Sept. 7, 2006
Model No.: N133I1 - L05
SCAN DRIVER IC
TFT LCD PANEL
DA TA DRIVER IC
BACKLIGHT UNIT
Doc No.:
Approval
4.2 BACKLIGHT UNIT
1 HV (Pink)
2 LV (White
11 / 29
Page 12
Global LCD Panel Exchange Center
www.panelook.com
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
5. INPUT TERMINAL PIN ASSIGNMENT
5.1 TFT LCD MODULE
Pin Symbol Description Polarity Remark
1 Vss Ground 2 Vcc Power Supply +3.3 V (typical) 3 Vcc Power Supply +3.3 V (typical) 4 V 5 BIST Panel BIST enable 6 CLK 7 DATA 8 Rxin0- LVDS Differential Data Input Negative
9 Rxin0+ LVDS Differential Data Input Positive
10 Vss Ground 11 Rxin1- LVDS Differential Data Input Negative
12 Rxin1+ LVDS Differential Data Input Positive 13 Vss Ground
14 Rxin2- LVDS Differential Data Input Negative B2~B5, DE, Hsync, Vsync 15 Rxin2+ LVDS Differential Data Input Positive 16 Vss Ground 17 CLK- LVDS Clock Data Input Negative 18 CLK+ LVDS Clock Data Input Positive 19 Vss Ground 20 Vss Ground
Note (1) Connector Part No.: DF19KR-20P-1H (HIROSE) or equivalent
DDC 3.3V Power DDC 3.3V Power
EDID
DDC Clock DDC Clock
EDID
DDC Data DDC Data
EDID
Doc No.:
Issued Date: Sept. 7, 2006
Model No.: N133I1 - L05
Approval
R0~R5,G0
-
G1~G5, B0, B1
-
LVDS Level Clock
Note (2) User’s connector Part No: DF-19G-20S-1SD or equivalent Note (3) The first pixel is odd as shown in the following figure.
12 / 29
Page 13
Global LCD Panel Exchange Center
www.panelook.com
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
5.2 BACKLIGHT UNIT
Pin Symbol Description Color
1 HV High Voltage Pink 2 LV Ground White
Note (1) Connector Part No.: JST- BHSR-02VS-1 or equivalent Note (2) User’s connector Part No.: SM02B-BHSS-1-TB or equivalent
5.3 TIMING DIAGRAM OF LVDS INPUT SIGNAL
Doc No.:
Issued Date: Sept. 7, 2006
Model No.: N133I1 - L05
Approval
CLK+
Rxin2
Rxin1
Rxin0
T/7
IN20 IN19 IN18 IN17 IN16 IN15 IN14
DE B5 B4 B3 B2 Vsync Hsync
IN13 IN12 IN11 IN10 IN9 IN8 IN7
B1 G4 G3 G2 G1 B0 G5
IN6 IN5 IN4 IN3 IN2 IN1 IN0
G0 R3 R2 R1 R0 R5 R4
Signal for 1 DCLK Cycle (T)
13 / 29
Page 14
Global LCD Panel Exchange Center
www.panelook.com
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
5.4 COLOR DATA INPUT ASSIGNMENT
The brightness of each primary color (red, green and blue) is based on the 6-bit gray scale data input for the color. The higher the binary input, the brighter the color. The table below provides the assignment of color versus data input.
Color
R5 R4 R3 R2 R1 R0 G5 G4 G3 G2 G1 G0 B5 B4 B3 B2 B1 B0 Black Red Green
Basic Colors
Gray Scale Of Red
Gray Scale Of Green
Gray Scale Of Blue
Note (1) 0: Low Level V oltage, 1: High Level Voltage
Blue Cyan Magenta Yellow White Red(0)/Dark Red(1) Red(2)
:
: Red(61) Red(62) Red(63) Green(0)/Dark Green(1) Green(2)
:
: Green(61) Green(62) Green(63) Blue(0)/Dark Blue(1) Blue(2)
:
: Blue(61) Blue(62) Blue(63)
0
0
1
1
0
0
0
0
0
0
1
1
1
1
1
1
0
0
0
0
0
0 : :
1
1
1
1
1
1
0
0
0
0
0
0 : :
0
0
0
0
0
0
0
0
0
0
0
0 : :
0
0
0
0
0
0
Doc No.:
Issued Date: Sept. 7, 2006
Model No.: N133I1 - L05
Approval
Data Signal
Red Green Blue
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
1
1
0
1
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
0
0
0
0
1
1
1
1
0
1
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
0
0
0
0
0
0
0
0
0
0
1
1
1
1
0
1
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
14 / 29
Page 15
Global LCD Panel Exchange Center
www.panelook.com
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
5.5 EDID DATA STRUCTURE
The EDID (Extended Display Identification Data) data formats are to support displays as defined in the VESA Plug & Display and FPDI standards.
Byte #
(decimal)
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41
Byte
#(hex)
Field Name and Comments Value
0 Header 1 Header 2 Header 3 Header 4 Header 5 Header 6 Header 7 Header 8 EISA ID manufacturer name (“CMO”)
9 EISA ID manufacturer name (Compressed ASCII) 0A ID product code (N133I1-L05) 05 0B ID product code (hex LSB first; N133I1-L05) 13
0C ID S/N (fixed “0”) 0D ID S/N (fixed “0”)
0E ID S/N (fixed “0”) 0F ID S/N (fixed “0”)
10 Week of manufacture (fixed week code) 11 Year of manufacture (fixed year code) 12 EDID structure version # (“1”) 13 EDID revision # (“3”) 14 Video I/P definition (“digital”) 15 Active area horizontal 28.608cm 1D 16 Active area vertical 17.88cm 12 17 Display Gamma (Gamma = ”2.2”) 18 Feature support (“Active off, RGB Color”)
19 Red/Green (Rx1, Rx0, Ry1, Ry0, Gx1, Gx0, Gy1, Gy0) 65 1A Blue/White (Bx1, Bx0, By1, By0, Wx1, Wx0, Wy1, Wy0) 21 1B Red-x (Rx = “0.622”) 9F
1C Red-y (Ry = “0.346”) 58 1D Green-x (Gx = ”0.333”) 55
1E Green-y (Gy = ”0.528”) 87 1F Blue-x (Bx = ”0.164”) 2A
20 Blue-y (By = ”0.162”) 29
21 White-x (Wx = ”0.313”) 50
22 White-y (Wy = ”0.329”) 54
23 Established timings 1
24 Established timings 2
25 Manufacturer’s reserved timings
26 Standard timing ID # 1
27 Standard timing ID # 1
28 Standard timing ID # 2
29 Standard timing ID # 2
Doc No.:
Issued Date: Sept. 7, 2006
Model No.: N133I1 - L05
Approval
Value
(hex)
00 00000000 FF 11111111 FF 11111111 FF 11111111 FF 11111111 FF 11111111 FF 11111111 00 00000000 0D 00001101 AF 10101111
00 00000000 00 00000000 00 00000000 00 00000000
11 00010001 10 00010000 01 00000001 03 00000011 80 10000000
78 01111000 0A 00001010
00 00000000 00 00000000 00 00000000 01 00000001 01 00000001 01 00000001 01 00000001
(binary)
00000101 00010011
00011101
00010010
01100101 00100001
10011111 01011000 01010101
10000111 00101010 00101001 01010000 01010100
15 / 29
Page 16
Global LCD Panel Exchange Center
www.panelook.com
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Doc No.:
Issued Date: Sept. 7, 2006
Model No.: N133I1 - L05
Approval
42 43 44 45 46 47 48 49 50 51 52 53
54 55 56 57 58 59 60 61 62 63 64
65 66 67 68 69 70
71 72 73 74
75 76 77 78 79 80 81 82 83 84 85 86
2A Standard timi ng ID # 3
2B Standard timing ID # 3 2C Standard timing ID # 4 2D Standard timing ID # 4
2E Standard timing ID # 5
2F Standard timing ID # 5
30 Standard timing ID # 6 31 Standard timing ID # 6 32 Standard timing ID # 7 33 Standard timing ID # 7 34 Standard timing ID # 8 35 Standard timing ID # 8
Detailed timing description # 1 Pixel clock (“71MHz”, According
36
to VESA CVT Rev1.1) 37 # 1 Pixel clock (hex LSB first) 38 # 1 H active (“1280”) 39 # 1 H blank (“160”)
3A # 1 H active : H blank (“1280 : 160”)
3B # 1 V active (”800”) 3C # 1 V blank (”23”) 3D # 1 V active : V blank (”800 :23”)
3E # 1 H sync offset (”48”)
3F # 1 H sync pulse width ("32”)
40 # 1 V sync offset : V sync pulse width (”3 : 6”)
# 1 H sync offset : H sync pulse width : V sync offset : V sync
41
width (”48: 32 : 3 : 6”) 42 # 1 H image size (”286 mm”) 1E 43 # 1 V image size (”179 mm”) B3 44 # 1 H image size : V image size (”286 : 179”) 45 # 1 H boarder (”0”) 46 # 1 V boarder (”0”)
# 1 Non-interlaced, Normal, no stereo, Separate sync, H/V pol 47
Negatives 48 Detailed timing description # 2 49 # 2 Flag
4A # 2 Reserved
# 2 FE (hex) defines ASCII string (Mod el Name “N133I1-L05”,
4B
ASCII)
4C # 2 Flag 4D # 2 1st character of name (“N”) 4E
4E # 2 2nd character of name (“1”) 31 4F # 2 3rd character of name (“3”) 33
50 # 2 4th character of name (“3”) 33 51 # 2 5th character of name (“I”) 49 52 # 2 6th character of name (“1”) 31 53 # 2 7th character of name (“-”) 2D 54 # 2 8th character of name (“L”) 4C 55 # 2 9th character of name (“0”) 56 # 2 9th character of name (“5”)
01 00000001 01 00000001 01 00000001 01 00000001 01 00000001 01 00000001 01 00000001 01 00000001 01 00000001 01 00000001 01 00000001 01 00000001
BC 10111100
1B 00011011 00 00000000 A0 10100000 50 01010000 20 00100000 17 00010111 30 00110000 30 00110000 20 00100000 36 00110110
00 00000000
10 00010000 00 00000000 00 00000000
18 00011000 00 00000000
00 00000000 00 00000000
FE 11111110
00 00000000
30 00110000 35 00110101
00011110 10110011
01001110
00110001
00110011
00110011 01001001 00110001 00101101 01001100
16 / 29
Page 17
Global LCD Panel Exchange Center
www.panelook.com
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Doc No.:
Issued Date: Sept. 7, 2006
Model No.: N133I1 - L05
Approval
87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110
111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127
57 # 2 New line character indicates end of ASCII string 58 # 2 Padding with “Blank” character
59 # 2 Padding with “Blank” character 5A Detailed timing description # 3 5B # 3 Flag
5C # 3 Reserved 5D # 3 FE (hex) defines ASCII string (Vendor “CMO”, ASCII)
5E # 3 Flag 5F # 3 1st character of string (“C”)
60 # 3 2nd character of string (“M”)
61 # 3 3rd character of string (“O”)
62 # 3 New line character indicates end of ASCII string
63 # 3 Padding with “Blank” character
64 # 3 Padding with “Blank” character
65 # 3 Padding with “Blank” character
66 # 3 Padding with “Blank” character
67 # 3 Padding with “Blank” character
68 # 3 Padding with “Blank” character
69 # 3 Padding with “Blank” character 6A # 3 Padding with “Blank” character 6B # 3 Padding with “Blank” character
6C Detailed timing description # 4 6D # 4 Flag
6E # 4 Reserved
# 4 FE (hex) defines ASCII string (Model Name“N133I1-L05”,
6F
ASCII) 70 # 4 Flag 71 # 4 1st character of name (“N”) 4E 72 # 4 2nd character of name (“1”) 31 73 # 4 3rd character of name (“3”) 33 74 # 4 4th character of name (“3”) 33 75 # 4 5th character of name (“I”) 49 76 # 4 6th character of name (“1”) 31 77 # 4 7th character of name (“-”) 2D 78 # 4 8th character of name (“L”) 4C 79 # 4 9th character of name (“0”)
7A # 4 9th character of name (“5”)
7B # 4 New line character indicates end of ASCII string 7C # 4 Padding with “Blank” character 7D # 4 Padding with “Blank” character
7E Extension flag
7F Checksum
0A 00001010 20 00100000 20 00100000 00 00000000 00 00000000 00 00000000
FE 11111110
00 00000000 43 01000011
4D 01001101
4F 01001111 0A 00001010 20 00100000 20 00100000 20 00100000 20 00100000 20 00100000 20 00100000 20 00100000 20 00100000 20 00100000 00 00000000 00 00000000 00 00000000
FE 11111110
00 00000000
01001110
00110001
00110011
00110011 01001001 00110001 00101101 01001100
30 00110000 35 00110101 0A 00001010 20 00100000 20 00100000 00 00000000
BE 10111110
17 / 29
Page 18
Global LCD Panel Exchange Center
www.panelook.com
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
6. INTERFACE TIMING
6.1 INPUT SIGNAL TIMING SPECIFICATIONS
The specifications of input signal timing are as the following table and timing diagram.
Signal Item Symbol Min. Typ. Max. Unit Note
DCLK Frequency 1/Tc 50 71.1 80 MHz -
Vertical Total Time TV 810 823 1900 TH -
DE
Vertical Addressing Time TVD 800 800 800 TH -
Horizontal Total Time TH 1360 1440 1900 Tc -
Horizontal Addressing Time THD 1280 1280 1280 Tc -
Doc No.:
Issued Date: Sept. 7, 2006
Model No.: N133I1 - L05
Approval
DE
DCLK
TC
DE
DATA
6.2 POWER ON/OFF SEQUENCE
INPUT SIGNAL TIMING DIAGRAM
Power On
Power Off
HD
T
Restart
Power Supply
for LCD, Vcc
0V
10%
90%
t1
90%
t7
10%
t4
t3 t2
10%
- L VDS Interface
0V
Valid Data
t6 t5
- Power for Lamp
ONOFF OFF
50%50%
18 / 29
Page 19
Global LCD Panel Exchange Center
www.panelook.com
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Timing Specifications:
0.5 ≦ t1 ≦ 10 ms 0 ≦ t2 ≦ 50 ms 0 ≦ t3 ≦ 50 ms
t4 ≧ 500 ms t5 ≧ 200 ms t6 ≧ 200 ms
Note (1) Please follow the power on/off sequence described above. Otherwise, the LCD module might be
damaged.
Note (2) Please avoid floating state of interface signal at invalid period. When the interface signal is invalid, be
sure to pull down the power supply of LCD Vcc to 0 V.
Note (3) The Backlight inverter power must be turned on after the power supply for the logic and the
Doc No.:
Issued Date: Sept. 7, 2006
Model No.: N133I1 - L05
Approval
interface signal is valid. The Backlight inverter power must be turned off before the power supply for the logic and the interface signal is invalid.
Note (4) Sometimes some slight noise shows when LCD is turned off (even backlight is already off). To
avoid this phenomenon, we suggest that the Vcc falling time is better to follow 5≦t7≦300 ms.
19 / 29
Page 20
Global LCD Panel Exchange Center
www.panelook.com
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
7. OPTICAL CHARACTERISTICS
7.1 TEST CONDITIONS
Item Symbol Value Unit Ambient Temperature Ta Ambient Humidity Ha Supply Voltage VCC 3.3 V Input Signal According to typical value in "3. ELECTRICAL CHARACTERISTICS" Inverter Current IL 6 mA Inverter Driving Frequency FL 61 KHz Inverter Sumida-H05-4915
The relative measurement methods of optical characteristics are shown in 7.2. The following items
should be measured under the test conditions described in 7.1 and stabl e environment shown in Note (6).
7.2 OPTICAL SPECIFICATIONS
Item Symbol Condition Min. Typ. Max. Unit Note
Contrast Ratio CR 350 500 - (2), (5) Response Time Average Luminance of White L
White Variation
Red
Color Chromaticity
Green
Blue
White
Horizontal
Viewing Angle
Vertical
TR - 5 10 ms
- 11 16 ms
T
F
210 250 cd/m2(4), (5)
AVE
δW
Rx Ry Gx 0.330 ­Gy 0.543 ­Bx 0.158 ­By 0.146 -
Wx 0.313 ­Wy
θ
+
x
-
θ
x
θ
+
Y
θ
-
Y
θ
=0°, θY =0°
x
Viewing Normal
Angle
CR≥10
Doc No.:
Issued Date: Sept. 7, 2006
Model No.: N133I1 - L05
Approval
o
25±2
50±10
1.4 - (5), (6)
0.602
0.340
TYP
-0.03
TYP
+0.03
0.329
40 45 40 45 15 20 40 45
C
%RH
-
-
-
Deg.
(3)
(1)
20 / 29
Page 21
Global LCD Panel Exchange Center
www.panelook.com
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Note (1) Definition of Viewing Angle (θx, θy):
Doc No.:
Issued Date: Sept. 7, 2006
Model No.: N133I1 - L05
Approval
θX- = 90º
x-
6 o’clock
θ
y- = 90º
y-
Note (2) Definition of Contrast Ratio (CR):
The contrast ratio can be calculated by the following expression.
Normal
θx = θy = 0º
θy- θy+
θx−
θx+
y+
12 o’clock direction
θ
y+ = 90º
x+
θX+ = 90º
Contrast Ratio (CR) = L63 / L0 L63: Luminance of gray level 63 L 0: Luminance of gray level 0 CR = CR (5) CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (7).
Note (3) Definition of Response Time (T
100%
90%
Optical
Response
10%
0%
T
R
66.67 ms
, TF) and measurement method:
R
T
F
66.67 ms
Time
21 / 29
Page 22
Global LCD Panel Exchange Center
www.panelook.com
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Doc No.:
Issued Date: Sept. 7, 2006
Model No.: N133I1 - L05
Approval
Note (4) Definition of Average Luminance of White (L
Measure the luminance of gray level 63 at 5 points L
= [L (1)+ L (2)+ L (3)+ L (4)+ L (5)] / 5
AVE
L (x) is corresponding to the luminance of the point X at Figure in Note (6).
Note (5) Measurement Setup:
The LCD module should be stabilized at given temperature for 20 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 20 minutes in a windless room.
LCD Module
LCD Panel
Center of the Screen
AVE
):
CA210 CS-1000T
Field of View = 2º
500 mm
Light Shield Room (Ambient Luminance < 2 lux)
22 / 29
Page 23
Global LCD Panel Exchange Center
www.panelook.com
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Note (6) Definition of White Variation (δW):
Measure the luminance of gray level 63 at 5 points δW = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]
Doc No.:
Issued Date: Sept. 7, 2006
Model No.: N133I1 - L05
Approval
W
W/4
W/2
3W/4
Vertical Line
Horizontal Line
D
D/4 D/2 3D/4
12
X
: Test Point X=1 to 5
3
5
4
Active Area
23 / 29
Page 24
Global LCD Panel Exchange Center
www.panelook.com
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Doc No.:
Issued Date: Sept. 7, 2006
Model No.: N133I1 - L05
Approval
8. PRECAUTIONS
8.1 ASSEMBL Y AND HANDLING PRECAUTIONS
(1) Do not apply rough force such as bending or twisting to the module during assembly. (2) To assemble or install module into user’s system can be only in clean working areas. The dust and oil
may cause electrical short or worsen the polarizer.
(3) It’s not permitted to have pressure or impulse on the module because the LCD panel and Backlight will
be damaged.
(4) Always follow the correct power sequence when LCD module is connecting and operating. This can
prevent damage to the CMOS LSI chips during latch-up. (5) Do not pull the I/F connector in or out while the module is operating. (6) Do not disassemble the module. (7) Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and
easily scratched. (8) It is dangerous that moisture come into or contacted the LCD module, because moisture may damage
LCD module when it is operating. (9) High temperature or humidity may reduce the performance of module. Please store LCD module within
the specified storage conditions. (10) When ambient temperature is lower than 10ºC may reduce the display quality. For example, the
response time will become slowly, and the starting voltage of CCFL will be higher than room
temperature.
8.2 SAFETY PRECAUTIONS
(1) The startup voltage of Backlight is approximately 1000 Volts. It may cause electrical shock while
assembling with inverter. Do not disa ssemble the module or insert anything into the Backlight unit. (2) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In
case of contact with hands, skin or clothes, it has to be washe d away thoroughly with soap. (3) After the module’s end of life, it is not harmful in case of normal operation and storage.
24 / 29
Page 25
Global LCD Panel Exchange Center
www.panelook.com
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
9. PACKAGING
9.1 CARTON
Doc No.:
Issued Date: Sept. 7, 2006
Model No.: N133I1 - L05
Approval
Figure. 9-1 Packing method
25 / 29
Page 26
Global LCD Panel Exchange Center
www.panelook.com
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
9.2 PALLET
Doc No.:
Issued Date: Sept. 7, 2006
Model No.: N133I1 - L05
Approval
Figure. 9-2 Packing method
26 / 29
Page 27
Global LCD Panel Exchange Center
www.panelook.com
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Doc No.:
Issued Date: Sept. 7, 2006
Model No.: N133I1 - L05
Approval
10. DEFINITION OF LABELS
10.1 CMO MODULE LABEL
The barcode nameplate is pasted on each module as illustration, and it s definitions are as following explanation.
-
(a) Model Name: N133I1 - L05 (b) Revision: Rev. XX, for example: A1, …, C1, C2 …etc. (c) Serial ID: X X
(d) Production Location: MADE IN XXXX. XXXX stands for production location.
(e)UL/CB logo: LEOO especially stands for panel manufactured by CMO NingBo satisfying UL/CB requirement. The panel without LEOO mark stands for manufactured by CMO Taiwan satisfying UL/CB requirement.
Serial ID includes the information as below:
(a) Manufactured Date: Year: 1~9, for 2001~2009
(b) Revision Code: cover all the change (c) Serial No.: Manufacturing sequence of product
X X X X X Y M D X N N N N
Month: 1~9, A~C, for Jan. ~ De c.
Day: 1~9, A~Y, for 1
Serial No. CMO Internal Use Year, Month, Date CMO Internal Use
Revision
CMO Internal Use
st
to 31st, exclude I , O and U
27 / 29
Page 28
Global LCD Panel Exchange Center
www.panelook.com
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
10.2 CMO CARTON LABEL
Doc No.:
Issued Date: Sept. 7, 2006
Model No.: N133I1 - L05
Approval
28 / 29
Page 29
Global LCD Panel Exchange Center
www.panelook.com
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Loading...
Buy Points How it Works FAQ Contact Us Questions and Suggestions Privacy Policy Cookie Policy Terms of Use