One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 3.1
www.panelook.com
Page 3
Global LCD Panel Exchange Center
www.panelook.com
Doc No.: 44083436
Issued Date: May. 21, 2008
Model No.: N121IA -L02
Approval
REVISION HISTORY
Version Date
Ver 0.0
Ver 1.0
Ver 3.0
Ver 3.1
Nov. 30,’07
Mar. 11.’08
Mar. 19.’08
May. 21.’08
Page
(New)
All
15~17
7
24
25
Section Description
All
Tentative specification first issued.
5.5
3.1
9.1
9.2
Update EDID code
Update P
Update 9.1 Carton packing method
Update 9.2 Pallet packing method
EBL
3 / 28
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 3.1
www.panelook.com
Page 4
Global LCD Panel Exchange Center
1 GENERAL DESCRIPTION
1.1 OVERVIEW
N121IA-L02 is a 12.1” TFT Liquid Crystal Display module with single CCFL Backlight unit and 20 pins
LVDS interface. This module supports 1280 x 800 Wide-XGA mode and can display 262,144 colors. The
optimum viewing angle is at 6 o’clock direction. The inverter module for Backlight is not built in.
1.2 FEATURES
- Thin and light-weight
- WXGA (1280 x 800 pixels) resolution
- 3.3V LVDS (Low Voltage Differential Signaling) interface with 1 pixel/clock
- Meet RoHS requirement
www.panelook.com
Doc No.: 44083436
Issued Date: May. 21, 2008
Model No.: N121IA -L02
Approval
1.3 APPLICATION
- TFT LCD Notebook
1.4 GENERAL SPECIFICATI0NS
Item Specification Unit Note
Active Area 261.12 (H) x 163.2 (V) (12.1” diagonal) mm
Bezel Opening Area 264.12 (H) x 166.2 (V) mm
Driver Element a-si TFT active matrix - Pixel Number 1280 x R.G.B. x 800 pixel Pixel Pitch 0.204 (H) x 0.204 (V) mm Pixel Arrangement RGB vertical stripe - Display Colors 262,144 color Transmissive Mode Normally white - Surface Treatment Hard coating (3H), glare type - -
1.5 MECHANICAL SPECIFICATIONS
Item Min. Typ. Max. Unit Note
Horizontal(H) 275.3 275.8 276.3 mm
Module Size
Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.
Vertical(V) 177.4 178 178.6 mm
Depth(D) - 5.9 6.2 mm
Weight - 290 305 g -
(1)
(1)
4 / 28
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 3.1
www.panelook.com
Page 5
Global LCD Panel Exchange Center
A
2 ABSOLUTE MAXIMUM RATINGS
2.1 ABSOLUTE RATINGS OF ENVIRONMENT
Item Symbol
Storage Temperature TST -20 +60 ºC (1)
Operating Ambient Temperature TOP 0 +50 ºC (1), (2)
Shock (Non-Operating) S
Vibration (Non-Operating) V
Note (1) (a) 90 %RH Max. (Ta Љ 40 ºC).
(b) Wet-bulb temperature should be 39 ºC Max. (Ta > 40 ºC).
(c) No condensation.
Note (2) The temperature of panel display surface area should be 0 ºC Min. and 60 ºC Max.
Relative Humidity (%RH)
www.panelook.com
Doc No.: 44083436
Issued Date: May. 21, 2008
Model No.: N121IA -L02
Approval
Value
Min. Max.
- 200/2 G/ms (3), (5)
NOP
- 1.5 G (4), (5)
NOP
Unit Note
100
90
80
60
Operating Range
40
20
10
Storage Range
Temperature (ºC)
Note (3) 1 time for ± X, ± Y, ± Z. for Condition (200G / 2ms) is half Sine Wave,.
Note (4) 10 ~ 500 Hz, 30 min/cycle,1cycles for each X, Y, Z axis.
8060-20400 20-40
Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid
enough so that the module would not be twisted or bent by the fixture.
The fixing condition is shown as below:
t Room Temperature
Side Mount Fixing Screw
Gap=2mm
Bracket
LCD Module
Side Mount Fixing Screw
Stage
5 / 28
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 3.1
www.panelook.com
Page 6
Global LCD Panel Exchange Center
2.2 ELECTRICAL ABSOLUTE RATINGS
2.2.1 TFT LCD MODULE
Item Symbol
Power Supply Voltage Vcc -0.3 +4.0 V
Logic Input Voltage VIN -0.3 Vcc+0.3 V
2.2.2 BACKLIGHT UNIT
Item Symbol
Lamp Voltage VL - 2.5K V
Lamp Current IL 3.0 6.5 mA
Lamp Frequency FL 45 80 KHz
Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation
www.panelook.com
Value
Min. Max.
Value
Min. Max.
Unit Note
Unit Note
Doc No.: 44083436
Issued Date: May. 21, 2008
Model No.: N121IA -L02
Approval
(1)
(1), (2), IL = 6.0 mA
RMS
RMS
(1), (2)
should be restricted to the conditions described under Normal Operating Conditions.
Note (2) Specified values are for lamp (Refer to Section 3.2 for further information
6 / 28
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 3.1
www.panelook.com
Page 7
Global LCD Panel Exchange Center
3 ELECTRICAL CHARACTERISTICS
3.1 TFT LCD MODULE
Parameter Symbol
Power Supply Voltage Vcc 3.0 3.3 3.6 V Ripple Voltage VRP - 100 mV Rush Current I
Initial Stage Current IIS 1.0 A (2)
Power Supply Current
LVDS Differential Input High Threshold V
LVDS Differential Input Low Threshold V
LVDS Common Mode Voltage VCM 1.125 1.375 V (5)
LVDS Differential Input Voltage |VID| 100 600 mV (5)
Terminating Resistor RT - 100 - Ohm Power per EBL WG P
Note (1) The ambient temperature is Ta = 25 ± 2 ºC.
White - 270300mA(3)a
Black
www.panelook.com
Min. Typ. Max.
- - 1.5 A (2)
RUSH
lcc
TH(LVDS)
TL(LVDS)
- 3.08 - W (4)
EBL
- 330 360 mA (3)b
+100 mV
-100 mV
Value
Doc No.: 44083436
Issued Date: May. 21, 2008
Model No.: N121IA -L02
Approval
Unit Note
(5),
=1.2V
V
CM
(5)
=1.2V
V
CM
Note (2) I
I
: the maximum current when VCC is rising
RUSH
: the maximum current of the first 100ms after power-on
IS
Measurement Conditions: Shown as the following figure. Test pattern: black.
(High to Low)
(Control Signal)
SW
+12V
+3.3V
R1
47K
R2
1K
47K
VR1
C1
1uF
Q1 2SK1475
C2
0.01uF
Q2
2SK1470
FUSE
C3
1uF
Vcc rising time is 470us
Vcc
(LCD Module Input)
VCC
0V
I
RUSH
470us
0.1Vcc
0.9Vcc
+3.3V
100ms
I
IS
ICC
7 / 28
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 3.1
www.panelook.com
Page 8
Global LCD Panel Exchange Center
|
|
|
|
www.panelook.com
Doc No.: 44083436
Issued Date: May. 21, 2008
Model No.: N121IA -L02
Approval
Note (3) The specified power supply current is under the conditions at Vcc = 3.3 V, Ta = 25 ± 2 ºC, fv = 60 Hz,
whereas a power dissipation check pattern below is displayed.
a. White Pattern
Active Area
Note (4) The specified power are the sum of LCD panel electronics input power and the inverter input
power. Test conditions are as follows.
(a) Vcc = 3.3 V, Ta = 25 ± 2 ºC, f
(b) The pattern used is a black and white 32 x 36 checkerboard, slide #100 from the VESA file
(d) The inverter used is provided from Sumida (www. Sumida.com). Please contact them for detail
information. CMO doesn’t provide the inverter in this product.
Note (5) The parameters of LVDS signals are defined as the following figures.
CM
V
Single Ended
0V
V
Differential
0V
V
VID
VID
8 / 28
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 3.1
www.panelook.com
Page 9
Global LCD Panel Exchange Center
www.panelook.com
Doc No.: 44083436
Issued Date: May. 21, 2008
Model No.: N121IA -L02
Approval
3.2 BACKLIGHT UNIT Ta = 25 ± 2 ºC
Parameter Symbol
Min. Typ. Max.
Lamp Input Voltage VL 526 585 644 V
Lamp Current I
Lamp Turn On Voltage V
L
S
2.0 (1),(2)
3.0
-- 1,220 (25 deg C)V
-- 1,380 (0 deg C)V
Operating Frequency FL 45 - 80 KHz (5)
Lamp Life Time LBL 15,000 - - Hrs (7)
Power Consumption PL - 3.5 - W (6), IL = 6.0 mA
Note (1) Lamp current is measured by utilizing a high frequency current meter as shown below:
Value
Unit Note
6.0 7.0 mA
IL = 6.0 mA
RMS
RMS
(4)
RMS
(4)
RMS
(1),(3)
HV (Pink)
LCD
LV (White)
Module
1
Inverter
2
A
Current Meter
Note (2) for burst mode inverter design
Note (3) for continuous mode inverter design
Note (4) The voltage that must be larger than Vs should be applied to the lamp for more than 1 second
after startup. Otherwise the lamp may not be turned on.
Note (5) The lamp frequency may generate interference with horizontal synchronous frequency from the
display, and this may cause line flow on the display. In order to avoid interference, the lamp
frequency should be detached from the horizontal synchronous frequency and its harmonics as far
as possible.
Note (6) P
L
= I
LØVL
Note (7) The lifetime of lamp is defined as the time when it continues to operate under the conditions at Ta
= 25 ²2
o
C and IL = 6.0 mA
until one of the following events occurs:
RMS
(a) When the brightness becomes Љ 50% of its original value.
(b) When the effective ignition length becomes Љ 80% of its original value.
(The effective ignition length is a scope that luminance is over 70% of that at the center point.)
Note (8) The waveform of the voltage output of inverter must be area-symmetric and the design of the
inverter must have specifications for the modularized lamp. The performance of the Backlight,
such as lifetime or brightness, is greatly influenced by the characteristics of the DC-AC inverter for
the lamp. All the parameters of an inverter should be carefully designed to avoid generating too
much current leakage from high voltage output of the inverter. When designing or ordering the
inverter please make sure that a poor lighting caused by the mismatch of the Backlight and the
inverter (miss-lighting, flicker, etc.) never occurs. If the above situation is confirmed, the module
should be operated in the same manners when it is installed in your instrument.
The output of the inverter must have symmetrical (negative and positive) voltage waveform and
symmetrical current waveform.(Unsymmetrical ratio is less than 10%) Please do not use the inverter
9 / 28
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 3.1
www.panelook.com
Page 10
Global LCD Panel Exchange Center
which has unsymmetrical voltage and unsymmetrical current and spike wave. Lamp frequency may
produce interface with horizontal synchronous frequency and as a result this may cause beat on the
display. Therefore lamp frequency shall be as away possible from the horizontal synchronous
frequency and from its harmonics in order to prevent interference.
Requirements for a system inverter design, which is intended to have a better display performance, a
better power efficiency and a more reliable lamp. It shall help increase the lamp lifetime and reduce its
leakage current.
a. The asymmetry rate of the inverter waveform should be 10% below;
b. The distortion rate of the waveform should be within Ѕ2 ± 10%;
c. The ideal sine wave form shall be symmetric in positive and negative polarities.
www.panelook.com
Doc No.: 44083436
Issued Date: May. 21, 2008
Model No.: N121IA -L02
Approval
* Asymmetry rate:
I p
I -p
| I
* Distortion rate
I
– I –p | / I
p
(or I –p) / I
p
rms
rms
* 100%
10 / 28
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 3.1
www.panelook.com
Page 11
Global LCD Panel Exchange Center
)
4 BLOCK DIAGRAM
4.1 TFT LCD MODULE
www.panelook.com
Doc No.: 44083436
Issued Date: May. 21, 2008
Model No.: N121IA -L02
Approval
LVDS Display
Data & Clock
Vcc
GND
Data
EDID
CLK
EDID
V
EDID
VL
INPUT CONNECTOR
LAMP CONNECTOR
4.2 BACKLIGHT UNIT
LVDS INPUT /
TIMING CONTROLLER
DC/DC CONVERTER &
REFERENCE VOLTAGE
GENERATOR
EDID
EEPROM
SCAN DRIVER IC
TFT LCD PANEL
(1280x3x800)
DATA DRIVER IC
BACKLIGHT UNIT
1 HV (Pink)
2 LV (White
11 / 28
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 3.1
www.panelook.com
Page 12
Global LCD Panel Exchange Center
5 INPUT TERMINAL PIN ASSIGNMENT
5.1 TFT LCD MODULE
Pin Symbol Description Polarity Remark
1 VSS Ground 2 VDD Power Supply +3.3 V 3 VDD Power Supply +3.3 V 4 V
5 TEST Panel Self Test
6 CLK
7 Data
8 Rxin0- LVDS Differential Data Input Negative
9 Rxin0+ LVDS Differential Data Input Positive
10 VSS Ground
11 Rxin1- LVDS Differential Data Input Negative
12 Rxin1+ LVDS Differential Data Input Positive
13 VSS Ground
14 Rxin2- LVDS Differential Data Input Negative
15 Rxin2+ LVDS Differential Data Input Positive
16 VSS Ground
17 CLK- LVDS Clock Data Input Negative
18 CLK+ LVDS Clock Data Input Positive
19 VSS Ground -20 VSS Ground --
Note (1) Connector Part No.: DF19KR-20P-1H or equivalent
DDC +3.3 V
EDID
DDC Clock
EDID
DDC Data
EDID
www.panelook.com
Doc No.: 44083436
Issued Date: May. 21, 2008
Model No.: N121IA -L02
Approval
R0~R5,G0-
G1~G5,B0,B1
-
B2~B5,Hsync,Vsync,DE
LVDS Level
Note (2) User’s connector Part No: DF19G-20S-1C or equivalent
Note (3) The first pixel is odd as shown in the following figure.
12 / 28
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 3.1
www.panelook.com
Page 13
Global LCD Panel Exchange Center
5.2 BACKLIGHT UNIT
PinSymbolDescription Color
1 HV High Voltage Pink
2 LV Ground White
Note (1) Connector Part No.: JST-BHSR-02VS-1 or equivalent
Note (2) User’s connector Part No.: JST-SM02B-BHSS-1-TB or equivalent
5.3 TIMING DIAGRAM OF LVDS INPUT SIGNAL
CLK+
T/7
Rxin2
Rxin1
IN20 IN19 IN18IN17IN16IN15 IN14
DEB5 B4 B3 B2 Vsync Hsync
IN13 IN12 IN11IN10IN9IN8 IN7
www.panelook.com
Doc No.: 44083436
Issued Date: May. 21, 2008
Model No.: N121IA -L02
Approval
Rxin0
B1G4 G3 G2 G1 B0 G5
IN6 IN5 IN4IN3IN2IN1 IN0
G0R3 R2 R1 R0
R5
R4
Signal for 1 DCLK Cycle (T)
13 / 28
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 3.1
www.panelook.com
Page 14
Global LCD Panel Exchange Center
5.4 COLOR DATA INPUT ASSIGNMENT
The brightness of each primary color (red, green and blue) is based on the 6-bit gray scale data input for
the color. The higher the binary input the brighter the color. The table below provides the assignment of
color versus data input.
Color
R5 R4 R3 R2 R1 R0 G5 G4 G3 G2 G1 G0 B5 B4 B3 B2 B1 B0
Black
Red
Green
Basic
Colors
Gray
Scale
Of
Red
Gray
Scale
Of
Green
Gray
Scale
Of
Blue
Note (1) 0: Low Level Voltage, 1: High Level Voltage
Blue
Cyan
Magenta
Yellow
White
Red(0)/Dark
Red(1)
Red(2)
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 3.1
www.panelook.com
Page 16
Global LCD Panel Exchange Center
www.panelook.com
Doc No.: 44083436
Issued Date: May. 21, 2008
Model No.: N121IA -L02
Approval
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82 52 # 2 6th character of name (“A”)
83
84
85
86
87
2A Standard timing ID # 3
2B Standard timing ID # 3
2C Standard timing ID # 4
2D Standard timing ID # 4
2E Standard timing ID # 5
2F Standard timing ID # 5
30 Standard timing ID # 6
31 Standard timing ID # 6
32 Standard timing ID # 7
33 Standard timing ID # 7
34 Standard timing ID # 8
35 Standard timing ID # 8
Detailed timing description # 1 Pixel clock (“69.4MHz”, According to VESA
36
CVT Rev1.1)
37 # 1 Pixel clock (hex LSB first)
38 # 1 H active (“1280”)
39 # 1 H blank (“132”)
3A # 1 H active : H blank (“1280 : 132”)
3B # 1 V active (”800”)
3C # 1 V blank (”19”)
3D # 1 V active : V blank (”800 :19”)
3E # 1 H sync offset (”40”)
3F # 1 H sync pulse width ("26”)
40 # 1 V sync offset : V sync pulse width (”2 : 5”)
# 1 H sync offset : H sync pulse width : V sync offset : V sync width (”40:
41
26 : 2 : 5”)
42 # 1 H image size (”260 mm”) 04
43 # 1 V image size (”170 mm”) AA
44 # 1 H image size : V image size (”260 : 170”)
45 # 1 H boarder (”0”)
46 # 1 V boarder (”0”)
47 # 1 Non-interlaced, Normal, no stereo, Separate sync, H/V pol Negatives
48 Detailed timing description # 2
49 # 2 Flag
4A # 2 Reserved
4B # 2 FE (hex) defines ASCII string (Model Name “N121I9-L02”, ASCII)
4C # 2 Flag
4D # 2 1st character of name (“N”)
4E # 2 2nd character of name (“1”)
4F # 2 3rd character of name (“2”)
50 # 2 4th character of name (“1”)
51 # 2 5th character of name (“I”)
53 # 2 7th character of name (“-”)
54 # 2 8th character of name (“L”)
55 # 2 9th character of name (“0”)
56 # 2 9th character of name (“2”)
57 # 2 New line character indicates end of ASCII string
58 # 2 Padding with “Blank” character
59 # 2 Padding with “Blank” character
5A Detailed timing description # 3
5B # 3 Flag
5C # 3 Reserved
5D # 3 FE (hex) defines ASCII string (Vendor “CMO”, ASCII)
5E # 3 Flag
5F # 3 1st character of string (“C”)
60 # 3 2nd character of string (“M”)
61 # 3 3rd character of string (“O”)
62 # 3 New line character indicates end of ASCII string
63 # 3 Padding with “Blank” character
64 # 3 Padding with “Blank” character
65 # 3 Padding with “Blank” character
66 # 3 Padding with “Blank” character
67 # 3 Padding with “Blank” character
68 # 3 Padding with “Blank” character
69 # 3 Padding with “Blank” character
6A # 3 Padding with “Blank” character
6B # 3 Padding with “Blank” character
6C Detailed timing description # 4
6D # 4 Flag
6E # 4 Reserved
6F # 4 FE (hex) defines ASCII string (Model Name“N121I9-L02”, ASCII)
70 # 4 Flag
71 # 4 1st character of name (“N”)
72 # 4 2nd character of name (“1”)
73 # 4 3rd character of name (“2”)
74 # 4 4th character of name (“1”)
75 # 4 5th character of name (“I”)
76 # 4 6th character of name (“A”)
77 # 4 7th character of name (“-”)
78 # 4 8th character of name (“L”)
79 # 4 9th character of name (“0”)
7A # 4 9th character of name (“2”)
7B # 4 New line character indicates end of ASCII string
7C # 4 Padding with “Blank” character
7D # 4 Padding with “Blank” character
7E Extension flag
7F Checksum
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 3.1
www.panelook.com
Page 18
Global LCD Panel Exchange Center
6 INTERFACE TIMING
6.1 INPUT SIGNAL TIMING SPECIFICATIONS
The specifications of input signal timing are as the following table and timing diagram.
Signal Item SymbolMin. Typ. Max. Unit Note
DCLKFrequency 1/Tc 50 71 80 MHz -
Vertical Total Time TV 802 823 1023 TH -
Vertical Addressing Time TVD 800 800 800 TH -
DE
Note (1) Because this module is operated by DE only mode, Hsync and Vsync are ignored.
Vertical Active Blanking Period TVB TV-TVD23 TV-TVD TH -
Horizontal Total Time TH 138014401600 Tc -
Horizontal Addressing Time THD 128012801280 Tc -
Horizontal Active Blanking Period THB
www.panelook.com
TH-THD
160
Doc No.: 44083436
Issued Date: May. 21, 2008
Model No.: N121IA -L02
Approval
TH-THD
Tc -
DE
DCLK
DE
DATA
INPUT SIGNAL TIMING DIAGRAM
TC
HD
T
18 / 28
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 3.1
www.panelook.com
Page 19
Global LCD Panel Exchange Center
6.2 POWER ON/OFF SEQUENCE
www.panelook.com
Doc No.: 44083436
Issued Date: May. 21, 2008
Model No.: N121IA -L02
Approval
Power Supply
for LCD, Vcc
0V
- LVDS Interface
0V
- Power for Lamp
Timing Specifications:
0.5Љt1Љ10 msec
0 Љ t2 Љ 50 msec
0 Љ t3 Љ 50 msec
Power On
90%
10%
Power Off
90%
t1
t3t2
Valid Data
t6t5
50%50%
ONOFF OFF
Restart
t7
10%
t4
10%
t4 Њ 500 msec
t5 Њ 200 msec
t6 Њ 200 msec
Note (1) Please follow the power on/off sequence described above. Otherwise, the LCD module might be
damaged.
Note (2) Please avoid floating state of interface signal at invalid period. When the interface signal is invalid, be
sure to pull down the power supply of LCD Vcc to 0 V.
Note (3) The Backlight inverter power must be turned on after the power supply for the logic and the
interface signal is valid. The Backlight inverter power must be turned off before the power supply
for the logic and the interface signal is invalid.
Note (4) Sometimes some slight noise shows when LCD is turned off (even backlight is already off). To
avoid this phenomenon, we suggest that the Vcc falling time had better to follow 5Љt7Љ300 ms.
19 / 28
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 3.1
www.panelook.com
Page 20
Global LCD Panel Exchange Center
7 OPTICAL CHARACTERISTICS
7.1 TEST CONDITIONS
Item Symbol Value Unit
Ambient Temperature Ta
Ambient Humidity Ha
Supply Voltage VCC 3.3 V
Input Signal According to typical value in "3. ELECTRICAL CHARACTERISTICS"
Inverter Current IL 6.0 mA
Inverter Driving Frequency FL 61 KHz
Inverter Sumida-H05-4915
The measurement methods of optical characteristics are shown in Section 7.2. The following items
should be measured under the test conditions described in Section 7.1 and stable environment shown in
Note (6).
www.panelook.com
25r2
50r10
Doc No.: 44083436
Issued Date: May. 21, 2008
Model No.: N121IA -L02
Approval
o
C
%RH
7.2 OPTICAL SPECIFICATIONS
Item Symbol Condition Min. Typ. Max. Unit Note
Contrast Ratio CR300 500 - - (2), (5)
Response Time
Luminance of White L
White Variation
Red
Color
Chromaticity
Green
Blue
White
Horizontal
Viewing Angle
Vertical
TR - 38ms
- 712ms
T
F
180 220-cd/m2(4), (5)
AVE
GW
Rx
Ry
Gx
Gy
Bx
By
=0q, TY =0q
T
x
Viewing Normal Angle
- - 1.4 - (5), (6)
0.580
0.340
0.310
Typ.-
0.03
0.550
0.155
Typ.+
0.03
0.145
Wx 0.313 Wy
Tx+
T
TY+
T
Y
-
x
CRt10
-
0.329
40 45 40 45 15 20 40 45 -
Deg.(1), (5)
(3)
-
-
-
(1), (5)
-
-
-
20 / 28
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 3.1
www.panelook.com
Page 21
Global LCD Panel Exchange Center
Note (1) Definition of Viewing Angle (Tx, Ty):
www.panelook.com
Doc No.: 44083436
Issued Date: May. 21, 2008
Model No.: N121IA -L02
Approval
Normal
Tx = Ty = 0º
Ty-Ty
TX- = 90º
6 o’clock
T
y- = 90º
x-
y-
Note (2) Definition of Contrast Ratio (CR):
The contrast ratio can be calculated by the following expression.
Contrast Ratio (CR) = L63 / L0
L63: Luminance of gray level 63
L 0: Luminance of gray level 0
CR = CR (5)
Tx-
Tx+
y+
12 o’clock direction
T
y+ = 90º
x+
TX+ = 90º
CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (6).
Note (3) Definition of Response Time (T
Gray Level 63
100%
90%
Optical
Response
10%
0%
66.67ms
T
, TF):
R
R
Gray Level 0
T
F
66.67m
Gray Level 63
Time
21 / 28
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 3.1
www.panelook.com
Page 22
Global LCD Panel Exchange Center
500
www.panelook.com
Doc No.: 44083436
Issued Date: May. 21, 2008
Model No.: N121IA -L02
Approval
Note (4) Definition of Average Luminance of White (L
Measure the luminance of gray level 63 at 5 points
L
= [L (1)+ L (2)+ L (3)+ L (4)+ L (5)] / 5
AVE
L (x) is corresponding to the luminance of the point X at Figure in Note (6).
Note (5) Measurement Setup:
The LCD module should be stabilized at given temperature for 20 minutes to avoid abrupt
temperature change during measuring. In order to stabilize the luminance, the measurement
should be executed after lighting Backlight for 20 minutes in a windless room.
LCD Module
LCD Panel
USB2000
AVE
):
CS-1000T
Center of the Screen
mm
Note (6) Definition of White Variation (GW):
Measure the luminance of gray level 63 at 5 points
GW = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]
D/4 D/23D/4
W/4
W/2
W
Vertical Line
3W/
1 2
3
Horizontal Line
D
5
Light Shield Room
(Ambient Luminance < 2 lux)
X
: Test Point
X=1 to 5
4
Active Area
22 / 28
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 3.1
www.panelook.com
Page 23
Global LCD Panel Exchange Center
8 PRECAUTIONS
8.1 HANDLING PRECAUTIONS
(1) The module should be assembled into the system firmly by using every mounting hole. Be careful not
to twist or bend the module.
(2) While assembling or installing modules, it can only be in the clean area. The dust and oil may cause
electrical short or damage the polarizer.
(3) Use fingerstalls or soft gloves in order to keep display clean during the incoming inspection and
assembly process.
(4) Do not press or scratch the surface harder than a HB pencil lead on the panel because the polarizer is
very soft and easily scratched.
(5) If the surface of the polarizer is dirty, please clean it by some absorbent cotton or soft cloth. Do not use
Ketone type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might
www.panelook.com
Doc No.: 44083436
Issued Date: May. 21, 2008
Model No.: N121IA -L02
Approval
permanently damage the polarizer due to chemical reaction.
(6) Wipe off water droplets or oil immediately. Staining and discoloration may occur if they left on panel for
a long time.
(7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In
case of contacting with hands, legs or clothes, it must be washed away thoroughly with soap.
(8) Protect the module from static electricity, it may cause damage to the C-MOS Gate Array IC.
(9) Do not disassemble the module.
(10) Do not pull or fold the lamp wire.
(11) Pins of I/F connector should not be touched directly with bare hands.
8.2 STORAGE PRECAUTIONS
(1) High temperature or humidity may reduce the performance of module. Please store LCD module within
the specified storage conditions.
(2) It is dangerous that moisture come into or contacted the LCD module, because the moisture may
damage LCD module when it is operating.
(3) It may reduce the display quality if the ambient temperature is lower than 10 ºC. For example, the
response time will become slowly, and the starting voltage of lamp will be higher than the room
temperature.
8.3 OPERATION PRECAUTIONS
(1) Do not pull the I/F connector in or out while the module is operating.
(2) Always follow the correct power on/off sequence when LCD module is connecting and operating. This
can prevent the CMOS LSI chips from damage during latch-up.
(3) The startup voltage of Backlight is approximately 1000 Volts. It may cause electrical shock while
assembling with inverter. Do not disassemble the module or insert anything into the Backlight unit.
23 / 28
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 3.1
www.panelook.com
Page 24
Global LCD Panel Exchange Center
9 PACKING
9.1 CARTON
www.panelook.com
Doc No.: 44083436
Issued Date: May. 21, 2008
Model No.: N121IA -L02
Approval
Figure. 9-1 Packing method
24 / 28
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 3.1
www.panelook.com
Page 25
Global LCD Panel Exchange Center
9.2 PALLET
www.panelook.com
Doc No.: 44083436
Issued Date: May. 21, 2008
Model No.: N121IA -L02
Approval
Figure. 9-2 Packing method
25 / 28
Version 3.1
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 26
Global LCD Panel Exchange Center
10 DEFINITION OF LABELS
10.1 CMO MODULE LABEL
The barcode nameplate is pasted on each module as illustration, and its definitions are as following
explanation.
CT: CAEKRXXVRXXXXX
N121IA-L02
(a) Model Name: N121IA - L02
(b) Revision: Rev. XX, for example: C1, C2 …etc.
www.panelook.com
Doc No.: 44083436
Issued Date: May. 21, 2008
Model No.: N121IA -L02
Approval
LEOO
(c) Serial ID: X X
X X X X X Y M D X N N N N
Serial No.
CMO Internal Use
Year, Month, Date
CMO Internal Use
Revision
CMO Internal Use
(d) Production Location: MADE IN XXXX. XXXX stands for production location.
(e) UL/CB logo: “LEOO” especially stands for panel manufactured by CMO Ningbo satisfying UL/CB
requirement. “LEOO” is the CMO’s UL factory code for Ningbo factory.
Serial ID includes the information as below:
(a) Manufactured Date: Year: 1~9, for 2001~2009
Month: 1~9, A~C, for Jan. ~ Dec.
Day: 1~9, A~Y, for 1
st
to 31st, exclude I , O and U
(b) Revision Code: cover all the change
(c) Serial No.: Manufacturing sequence of production
CT Label
S/N CT: CAEKRXXVRXXXXX
CT:
C
AEKR
XX
VR
XX
XXX
LCD Display Module
Supplier /Site of MFG
Week/Year of MFG
Serial number. From 000000 to 999999
Title
Assembly Code
Revision
26 / 28
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 3.1
www.panelook.com
Page 27
Global LCD Panel Exchange Center
10.2 CARTON LABEL
www.panelook.com
Doc No.: 44083436
Issued Date: May. 21, 2008
Model No.: N121IA -L02
Approval
(a) Production location: Made in XXXX. XXXX stands for production location.
27 / 28
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 3.1
www.panelook.com
Page 28
Global LCD Panel Exchange Center
www.panelook.com
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Loading...
+ hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.