One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 3
Global LCD Panel Exchange Center
www.panelook.com
Issued Date: July 10, 2009
REVISION HISTORY
Version Date Section Description
Ver. 1.0 July 10, ’09 -M236H1-P08 Preliminary Specification was first issued.
Model No.: M236H1-P08
Preliminary
3 / 23
Version 1.0
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 4
Global LCD Panel Exchange Center
1. GENERAL DESCRIPTION
1.1 OVERVIEW
The M236H1-P08 is a 23.6-inch wide TFT LCD open cell with driver ICs and a 30-pins-2ch-LVDS
circuit board. The product supports 1920 x 1080 Full HD mode and can display up to 16.7M colors. The
backlight unit is not built in.
1.2 FEATURES
- Super wide viewing angle
- High contrast ratio
- Fast response time
- High color saturation
- Full HDTV (1920 x 1080 pixels) resolution
www.panelook.com
Issued Date: July 10, 2009
Model No.: M236H1-P08
Preliminary
- DE (Data Enable) only mode
- LVDS (Low Voltage Differential Signaling) interface
- RoHS Compliance
1.3 APPLICATION
- TFT LCD Monitor
1.4 GENERAL SPECIFICATIONS
Item Specification Unit Note
Diagonal Size 23.547inch
Active Area 521.28 (H) x 293.22 (V) mm (1)
Driver Element a-Si TFT active matrix - -
Pixel Number 1920 x R.G.B. x 1080 pixel -
Pixel Pitch 0.2715 (H) x 0.2715 (V) mm -
Pixel Arrangement RGB vertical stripe - -
Display Colors 16.7Mcolor -
Transmissive Mode Normally White - -
Surface Treatment Hard coating (3H), Anti-glare (Haze 25%) - -
Power Consumption 5Watt (3)
1.5 MECHANICAL SPECIFICATIONS
Item Min. Typ. Max. Unit Note
Weight
I/F connector mounting
position
Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.
(2) Connector mounting position
(3) Please refer to sec.3.1 for more information of power consumption.
The mounting inclination of the connector makes
the screen center within ±0.5mm as the horizontal.
- -
710 g -
(2)
+/- 0.5mm
4 / 23
Version 1.0
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 5
Global LCD Panel Exchange Center
www.panelook.com
Issued Date: July 10, 2009
Model No.: M236H1-P08
2. ABSOLUTE MAXIMUM RATINGS
2.1 ABSOLUTE RATINGS OF ENVIRONMENT (BASED ON CMO MODULE M236H1-L07)
Item Symbol
Storage Temperature TST -20 +60 ºC (1)
Operating Ambient Temperature TOP 0 +50 ºC (1), (2)
Note (1) Temperature and relative humidity range is shown in the figure below.
(a) 90 %RH Max. (Ta 40 ºC)Љ
(b) Wet-bulb temperature should be 39 ºC Max. (Ta > 40 ºC)
(c) No condensation.
Note (2) The temperature of panel display surface area should be 0 ºC Min. and 60 ºC Max.
Min. Max.
Value
Preliminary
Unit Note
2.2 ABSOLUTE RATINGS OF ENVIRONMENT (OPEN CELL)
High temperature or humidity may reduce the performance of panel. Please store LCD panel within the
specified storage conditions.
Storage Condition: With packing
Storage temperature range: 25±5 ºC
Storage humidity range: 50±10%RH
Shelf life: 30days
2.3 ELECTRICAL ABSOLUTE RATINGS (OPEN CELL)
Item Symbol
Power Supply Voltage VCC -0.3 +6.0 V (1)
Logic Input Voltage Vlogic -0.3 +3.6
Note (1) Permanent damage might occur if the module is operated at conditions exceeding the maximum
values.
Value
Min Max
Unit Note
5 / 23
Version 1.0
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 6
Global LCD Panel Exchange Center
www.panelook.com
Issued Date: July 10, 2009
Model No.: M236H1-P08
Preliminary
3. ELECTRICAL CHARACTERISTICS
3.1 TFT LCD OPEN CELL Ta = 25 ± 2 ºC
Parameter Symbol
Min. Typ. Max.
Power Supply Voltage Vcc 4.5 5.0 5.5 V Ripple Voltage VRP - -- 300 mV Rush Current I
- (1.54) (3) A (2)
RUSH
White - (0.5)(0.6)A(3)
Power Supply Current
Black - (1.0)(1.2)A(3)
Vertical Stripe
lcc
- (0.9) (1.08) A (3)
Power Consumption PLCD (5) (6) Watt (4)
LVDS differential input voltage Vid 100 - 600 mV
LVDS common input voltage Vic -- 1.2 -- V
Note (1) The product should be always operated within above ranges.
Note (2) Power On Rush Current Measurement Conditions: (must follow power sequence)
Value
Unit Note
(High to Low)
(Control Signal)
SW
+12V
+5.0V
R1
47K
R2
1K
47K
VR1
C1
1uF
Q1 2SK1475
C2
0.01uF
Q2
2SK1470
FUSE
C3
Vcc
(LCD Module Input)
1uF
Vcc rising time is 470μs
Vcc
0.9Vcc
0.1Vcc
GND
470μs
6 / 23
Version 1.0
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 7
Global LCD Panel Exchange Center
≤≤≤
Note (3) The specified power supply current is under the conditions at Vcc = 5.0 V, Ta = 25 ± 2 ºC, Fv = 60
Hz, whereas a power dissipation check pattern below is displayed.
www.panelook.com
Issued Date: July 10, 2009
Model No.: M236H1-P08
Preliminary
a. White Pattern
Active Area
c. Vertical Stripe Pattern
b. Black Pattern
Active Area
R
G
B
R
B
G
B
R
B
G
B
R
R
R
G
G
G
B
B
B
R
R
RR
G
Active Area
Note (4) The power consumption is specified at the pattern with the maximum current.
3.2 Vcc Power Dip Condition:
B
G
Vcc
4.5V
4.0V
Td
Dip condition:
msTdVVccV20,5.40.4
B
7 / 23
Version 1.0
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 8
Global LCD Panel Exchange Center
4. BLOCK DIAGRAM
4.1 TFT LCD OPEN CELL
RXO0(+/-)
RXO0(+/-)
RXO1(+/-)
RXO1(+/-)
RXO2(+/-)
RXO2(+/-)
RXO3(+/-)
RXO3(+/-)
RXOC(+/-)
RXOC(+/-)
RXE0(+/-)
RXE0(+/-)
RXE1(+/-)
RXE1(+/-)
RXE2(+/-)
RXE2(+/-)
RXE3(+/-)
RXE3(+/-)
RXEC(+/-)
RXEC(+/-)
AGMODE
NC
Vcc
Vcc
GND
GND
INPUT CONNECTOR
INPUT CONNECTOR
(FI-X30SSL-HF)
www.panelook.com
LVDS INPUT /
LVDS INPUT /
TIMING CONTROLLER
TIMING CONTROLLER
DC/DC CONVERTER &
DC/DC CONVERTER &
REFERENCE VOLTAGE
REFERENCE VOLTAGE
Issued Date: July 10, 2009
Model No.: M236H1-P08
Preliminary
SCAN DRIVER IC
SCAN DRIVER IC
TFT LCD PANEL
TFT LCD PANEL
(1920x3x1200)
(1920x3x1080)
DATA DRIVER IC
DATA DRIVER IC
8 / 23
Version 1.0
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
9 RXOC+ Positive LVDS differential clock input. (odd)
10 RXO3- Negative LVDS differential data input. Channel O3(odd)
11 RXO3+ Positive LVDS differential data input. Channel O3 (odd)
12 RXE0- Negative LVDS differential data input. Channel E0 (even)
13 RXE0+ Positive LVDS differential data input. Channel E0 (even)
14 GND Ground
15 RXE1- Negative LVDS differential data input. Channel E1 (even)
16 RXE1+ Positive LVDS differential data input. Channel E1 (even)
17 GND Ground
18 RXE2- Negative LVDS differential data input. Channel E2 (even)
19 RXE2+ Positive LVDS differential data input. Channel E2 (even)
20 RXEC- Negative LVDS differential clock input. (even)
21 RXEC+ Positive LVDS differential clock input. (even)
22 RXE3- Negative LVDS differential data input. Channel E3 (even)
23 RXE3+ Positive LVDS differential data input. Channel E3 (even)
24 GND Ground
25 NC Not connection, this pin should be open.
26 NC Not connection, this pin should be open.
27 NC Not connection, this pin should be open.
28 Vcc +5.0V power supply
29 Vcc +5.0V power supply
30 Vcc +5.0V power supply
Note (1) Connector Part No.: STM MSAKT2407P30HA or Equivalent
Note (2) The first pixel is odd.
Note (3) Input signal of even and odd clock should be the same timing.
www.panelook.com
Issued Date: July 10, 2009
Model No.: M236H1-P08
Preliminary
5.2 LVDS DATA MAPPING TABLE
LVDS Channel O0
LVDS Channel O1
LVDS Channel O2
LVDS Channel O3
LVDS Channel E0
LVDS Channel E1
LVDS Channel E2
LVDS Channel E3
LVDS output D7 D6 D4 D3 D2 D1 D0
Data order OG0 OR5 OR4 OR3 OR2 OR1 OR0
LVDS output D18 D15 D14 D13 D12 D9 D8
Data order OB1 OB0 OG5 OG4 OG3 OG2 OG1
LVDS output D26 D25 D24 D22 D21 D20 D19
Data order DE NA NA OB5 OB4 OB3 OB2
LVDS output D23 D17 D16 D11 D10 D5 D27
Data order NA OB7 OB6 OG7 OG6 OR7 OR6
LVDS output D7 D6 D4 D3 D2 D1 D0
Data order EG0 ER5 ER4 ER3 ER2 ER1 ER0
LVDS output D18 D15 D14 D13 D12 D9 D8
Data order EB1 EB0 EG5 EG4 EG3 EG2 EG1
LVDS output D26 D25 D24 D22 D21 D20 D19
Data order DE NA NA EB5 EB4 EB3 EB2
LVDS output D23 D17 D16 D11 D10 D5 D27
Data order NA EB7 EB6 EG7 EG6 ER7 ER6
9 / 23
Version 1.0
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 10
Global LCD Panel Exchange Center
5.3 COLOR DATA INPUT ASSIGNMENT
The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input
for the color. The higher the binary input, the brighter the color. The table below provides the
Black
Red
Green
Blue
Cyan
Magenta
Yellow
White
Red(0) / Dark
Red(1)
Red(2)
:
:
Red(253)
Red(254)
Red(255)
0
0
1
1
0
0
0
0
0
0
1
1
1
1
1
1
0
0
0
0
0
0
:
:
:
:
1
1
1
1
1
1
www.panelook.com
Issued Date: July 10, 2009
Model No.: M236H1-P08
Preliminary
Data Signal
Red Green Blue
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
1
1
1
1
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Green(0) / Dark
Green(1)
Gray
Scale
Of
Green
Gray
Scale
Of
Blue
Note (1) 0: Low Level Voltage, 1: High Level Voltage
Green(2)
:
:
Green(253)
Green(254)
Green(255)
Blue(0) / Dark
Blue(1)
Blue(2)
:
:
Blue(253)
Blue(254)
Blue(255)
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
:
:
:
:
:
:
:
:
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
:
:
:
:
:
:
:
:
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
0
1
1
1
1
1
1
0
1
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
0
1
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
10 / 23
Version 1.0
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 11
Global LCD Panel Exchange Center
6. INTERFACE TIMING
6.1 INPUT SIGNAL TIMING SPECIFICATIONS
The input signal timing specifications are shown as the following table and timing diagram.
SignalItemSymbolMin.Typ.Max.UnitNote
Frequency Fc 58.5474.2598 MHz Period Tc - 13.47- ns
Input cycle to
cycle jitter
Spread spectrum
LVDS Clock
LVDS Data
Vertical Active Display Term
Horizontal Active Display
Te rm
Note: (1) Because this module is operated by DE only mode, Hsync and Vsync input signals should be
modulation range
Spread spectrum
modulation
frequency
High Time Tch - 4/7 - Tc Low Time Tcl - 3/7 - Tc Setup Time Tlvs 600 - - ps
Hold Time Tlvh 600 - - ps
Frame Rate Fr 50 60 75 Hz Tv=Tvd+Tvb
Total Tv 111511251136 Th Display Tvd 108010801080 Th Blank Tvb 35 45 56Th Total Th 105011001150 Tc Th=Thd+Thb
Display Thd 960 960 960 Tc Blank Thb 90
www.panelook.com
T
clkin_mod
F
F
-20*Tc
rcl
0.97*Fc - 1.03*Fc MHz
- - 200 KHz
SSM
Issued Date: July 10, 2009
Model No.: M236H1-P08
Preliminary
- 20*Tc ps (1)
(2)
(3)
140190Tc -
set to low logic level or ground. Otherwise, this module would operate abnormally.
INPUT SIGNAL TIMING DIAGRAM
Tv
TVb
DE
T
h
DCLK
T
DE
DATA
C
Thb
hd
T
11 / 23
Version 1.0
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 12
Global LCD Panel Exchange Center
Note (1) The input clock cycle-to-cycle jitter is defined as below figures. Trcl = I T1 – TI
www.panelook.com
Issued Date: July 10, 2009
Model No.: M236H1-P08
Preliminary
Note (2) The SSCG (Spread spectrum clock generator) is defined as below figures.
12 / 23
Version 1.0
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 13
Global LCD Panel Exchange Center
Note (3) The LVDS timing diagram and setup/hold time is defined and showing as the following figures.
LVDS RECEIVER INTERFACE TIMING DIAGRAM
RXCLK+/-
www.panelook.com
Issued Date: July 10, 2009
Model No.: M236H1-P08
Tc
Preliminary
RXn+/-
Tlvs
Tlvh
1T
14
3T
14
5T
14
7T
14
9T
14
11T
14
13T
14
13 / 23
Version 1.0
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 14
Global LCD Panel Exchange Center
6.2 POWER ON/OFF SEQUENCE
To prevent a latch-up or DC operation of LCD module, the power on/off sequence should follow the conditions
shown in the following diagram.
www.panelook.com
Issued Date: July 10, 2009
Model No.: M236H1-P08
Preliminary
- Power Supply
for LCD, Vcc
- Interface Signal
(LVDS Signal of
Transmitter), V
I
- Power for Lamp
Timing Specifications:
0.5< t1 Љ 10 msec
0 < t2 Љ 50 msec
0 < t3 Љ 50 msec
t4 Њ 500 msec
0V
0V
Power On
90%
10%
10%
Restart
t4
10%
Power Off
90%
t1
Valid Data
ONOFF OFF
t7
t3t2
t6t5
50%50%
t5 Њ 450 msec
t6 Њ 90 msec
5 Љ t7 Љ 100 msec
Note:
(1) The supply voltage of the external system for the module input should be the same as the definition of Vcc.
(2) Apply the lamp voltage within the LCD operation range. When the backlight turns on before the LCD
operation of the LCD turns off before the backlight turns off, the display may momentarily become abnormal
screen.
(3) In case of VCC = off level, please keep the level of input signals on the low or keep a high impedance.
(4) T4 should be measured after the module has been fully discharged between power off and on period.
(5) Interface signal shall not be kept at high impedance when the power is on.
(6)
CMO won’t take any responsibility for the products which are damaged by the customers not following the
Power Sequence.
(7)
There might be slight electronic noise when LCD is turned off (even backlight unit is also off). To avoid this
symptom, we suggest "Vcc falling timing" to follow "t7 spec".
14 / 23
Version 1.0
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 15
Global LCD Panel Exchange Center
7. OPTICAL CHARACTERISTICS
7.1 TEST CONDITIONS
Item Symbol Value Unit
Ambient Temperature Ta
Ambient Humidity Ha
Supply Voltage VCC 7.0 V
Input Signal According to typical value in "3. ELECTRICAL CHARACTERISTICS"
Inverter Current I
Inverter Driving Frequency F
7.2 OPTICAL SPECIFICATIONS
The relative measurement methods of optical characteristics are shown as below. The following
items should be measured under the test conditions described in 7.1 and stable environment shown in
Note (6).
www.panelook.com
L
L
25 ± 2
50 ± 10
7.0 ± 0.5
55 ± 5
Issued Date: July 10, 2009
Model No.: M236H1-P08
Preliminary
o
C
%RH
mA
KHz
Item Symbol Condition Min.Typ. Max. UnitNote
Red
Color
Green
Chromaticity
(CIE 1931)
Blue
White
Center Transmittance T%12 13.5 ---
Contrast Ratio CR
Response Time
Transmittance uniformity δT%
Horizontal
Viewing Angle
Vertical
Rcx 0.650
Rcy
0.328
Gcx 0.268
θ
=0° , θY =0°
Gcy
Bcx 0.147
Bcy
Standard light source “C”
x
CS-1000T
Typ -
0.03
0.598
0.111
Typ +
0.03
Wcx 0.313
Wcy
=0° , θY =0°
θ
x
CS-1000T, CMO BLU
(with DBEFD)
TR --- 1.52.5ms
T
F
θ
=0° , θY =0°
x
θ
=0° , θY =0°
x
7001000 --- - (1), (3)
USB2000
θx+
-
θ
x
θY+
θ
Y
-
CR≥10
USB2000
0.366
--- 3.5 5.5 ms
--- --- 1.33
75
75
70
70
85 ---
85
80
80
---
---
---
-
-
-
-
-
-
-
-
%
-
Deg.
(0),(6)
(1), (5)
(4)
(1), (7)
(1), (2)
(6)
Note (0) Light source is the standard light source “C” which is defined by CIE and driving voltages are based
on suitable gamma voltages. The calculating method is as following
:
1. Measure Module’s and BLU’s spectrums. White is without signal input and R, G, B are with signal
input. BLU (for M236H1-L08) is supplied by CMO.
2. Calculate cell’s spectrum.
3. Calculate cell’s chromaticity by using the spectrum of standard light source “C”.
Note (1) Light source is the BLU which is supplied by CMO and driving voltages are based on suitable gamma
voltages.
15 / 23
Version 1.0
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 16
Global LCD Panel Exchange Center
Note (2) Definition of Viewing Angle (θx, θy):
www.panelook.com
Issued Date: July 10, 2009
Model No.: M236H1-P08
Preliminary
Normal
θx = θy = 0º
θy-θy+
θX- = 90º
6 o’clock
θ
y- = 90º
x-
y-
Note (3) Definition of Contrast Ratio (CR):
The contrast ratio can be calculated by the following expression.
Contrast Ratio (CR) = L255 / L0
L255: Luminance of gray level 255
L 0: Luminance of gray level 0
CR = CR (5)
θx−
θx+
y+
12 o’clock direction
θ
y+ = 90º
x+
θX+ = 90º
CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (7).
Note (4) Definition of Response Time (T
Gray Level 255
100%
90%
Optical
Response
10%
0%
66.67ms 66.67ms
R
T
, TF):
R
Gray Level 0
Gray Level 255
T
F
16 / 23
Version 1.0
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 17
Global LCD Panel Exchange Center
500
Note (5) Definition of Transmittance (T%):
Module is without signal input.
Transmittance =
www.panelook.com
Issued Date: July 10, 2009
Model No.: M236H1-P08
Preliminary
Luminance of LCD module L(5)
Ϡ 100%
Luminance of backlight LBLU(5)
L (x) and L
Note (6) Measurement Setup:
The LCD module should be stabilized at given temperature for 40 minutes to avoid abrupt
temperature change during measuring. In order to stabilize the luminance, the measurement
should be executed after lighting Backlight for 40 minutes in a windless room.
BLU(X) are corresponding to the luminance of the point X at Figure in Note (7).
LCD module
LCD Panel
USB2000
Center of the Screen
CS-1000T
Field of View = 2º
Light Shield Room
mm
(Ambient Luminance < 2 lux)
Note (7) Definition of Transmittance Variation (δT%):
Measure the transmittance at 9 points
δT% =
Maximum [L (1), L (2),……….L (8), L (9)]
Minimum [L (1), L (2),…… ….L (8), L (9)]
Horizontal Line
D
4
5
Vertical Line
8
Active Area
17 / 23
: Test Point
=
Version 1.0
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 18
Global LCD Panel Exchange Center
7.3 Flicker Adjustment
(1) Adjustment Pattern: 2H1V checker pattern as follows.
www.panelook.com
Issued Date: July 10, 2009
Model No.: M236H1-P08
Preliminary
(2) Adjustment Method:
Flicker should be adjusted by turning the volume for flicker adjustment by the ceramic driver. It is
adjusted to the point with least flickering of the whole screen. After making it surely overrun at once, it
should be adjusted to the optimum point.
18 / 23
Version 1.0
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 19
Global LCD Panel Exchange Center
8. PACKAGING
8.1 PACKING SPECIFICATIONS
(1) 24 open cells / 1 Box
(2) Box dimensions: 670 (L) X 575 (W) X 325 (H) mm
(3) Weight: approximately 21Kg (24 open cells per box)
8.2 PACKING METHOD
www.panelook.com
Issued Date: July 10, 2009
Model No.: M236H1-P08
Preliminary
LCD Panel
LCD Panel
LCD Panel
The design packing top layer for empty tray
Carton
19 / 23
Version 1.0
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 20
Global LCD Panel Exchange Center
9. DEFINITION OF LABELS
9.1 CMO OPEN CELL LABEL
The barcode nameplate is pasted on each OPEN CELL as illustration for CMO internal control.
M236H1-P08
M236H1-P08
Barcode definition:
www.panelook.com
Issued Date: July 10, 2009
CM23H18XXXXXLXXLYMDNNNN
CM23H18XXXXXLXXLYMDNNNN
Model No.: M236H1-P08
Preliminary
Serial ID: CM
Code Meaning Description
CM Supplier code CMO=CM
23H18 Model number M236H1-P08=23H18
X Revision code C1:1 ,C2:2……
X Source driver IC code
X Gate driver IC code
XX Cell location Tainan, Taiwan=TN
L Cell line # 1,2,~,9,A,B,~,Y,Z
XX Module location Tainan, Taiwan=TN ; Ningbo China=NP
L Module line # 1,2,~,9,A,B,~,Y,Z
YMD
NNNN Serial number Manufacturing sequence of product