ItemSpecification UnitNote
Diagonal Size 18.95” inch Active Area 408.24 (H) x 255.15 (V) mm (1)
Driver Element a-si TFT active matrix - Pixel Number 1440 x R.G.B. x 900 pixel Pixel Pitch 0.2835 (H) x 0.2835 (V) mm Pixel Arrangement RGB vertical stripe - Transmissive Mode Normally white - Surface Treatment Hard coating (3H), Anti-glare (Haze 25%) - -
1.5 MECHANICAL SPECIFICATIONS
ItemMin.Typ. Max.UnitNote
Weight
I/F connector mounting
position
Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.
The mounting inclination of the connector makes
the screen center within ±0.5mm as the horizontal.
-
- 460 g -
- (2)
(2) Connector mounting position
+/- 0.5mm
4 / 27
Version 2.0
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
Doc No.:
www.panelook.com
2. ABSOLUTE MAXIMUM RATINGS
2.1 ABSOLUTE RATINGS OF ENVIRONMENT (BASE ON CMO M190A1-L0A)
ItemSymbol
Storage Temperature TST -20 +60 ºC (1)
Operating Ambient Temperature TOP 0 +50 ºC (1), (2)
Note (1) Temperature and relative humidity range is shown in the figure below.
(a) 90 %RH Max. (Ta Љ 40 ºC).
(b) Wet-bulb temperature should be 39 ºC Max. (Ta > 40 ºC).
(c) No condensation.
Note (2) The temperature of panel display surface area should be 0 ºC Min. and 60 ºC Max.
Min.Max.
Relative Humidity (%RH)
Value
Issued Date: Jul. 18, 2008
Model No.: M190A1-PSA
Approval
UnitNote
100
90
80
60
40
20
10
Operating Range
Storage Range
8060-20400 20-40
Temperature (ºC)
5 / 27
Version 2.0
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
Doc No.:
www.panelook.com
2.2 ABSOLUTE RATINGS OF ENVIRONMENT (OPEN CELL)
High temperature or humidity may reduce the performance of panel. Please store LCD panel within the
specified storage conditions.
Storage Condition: With packing.
Storage temperature range: 25±5 ºC.
Storage humidity range: 50±10%RH.
Shelf life: 30days
2.3 ELECTRICAL ABSOLUTE RATINGS (OPEN CELL)
ItemSymbol
Power Supply Voltage for
LCD
Note (1) Permanent damage might occur if the module is operated at conditions exceeding the maximum
VCCI -0.3 +6.0 V (1)
Min.Max.
Value
Issued Date: Jul. 18, 2008
Model No.: M190A1-PSA
Approval
UnitNote
values.
6 / 27
Version 2.0
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
Doc No.:
www.panelook.com
3. ELECTRICAL CHARACTERISTICS (OPEN CELL)
Issued Date: Jul. 18, 2008
Model No.: M190A1-PSA
Approval
3.1 TFT LCD OPEN CELL
Parameter SYMBOL
Power Supply Voltage for LCD VCCI 4.5 5 5.5 V Power Supply Current for LCD Icc- 670 800 mA (1)
Differential Impendence Zm- 100 -
LCD Inrush Current I
VCOM PWM
VCOM PWM Frequency VCOM_PWM- 27 -- KHz
Note(1) The specified power supply current is under the conditions at VCCI = 5.0 V, Ta = 25 ± 2 ºC, f
Hz, whereas a power dissipation check pattern below is displayed.
Black Pattern
High VCOM_PWM2.5 - - V Low - - 0.6 V -
- - 3 A -
RUSH
MINTYPMAX
Value
Ta = 25 ± 2 ºC
UNITNote
Ө
Adjustable Duty
-
Cycle
= 60
v
7 / 27
Version 2.0
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
Ш
Ш
Ш
Ш
Ш
Ш
Ш
Ш
Ш
Ш
Ш
Ш
Ш
Ш
Ш
Ш
Ш
Ш
Doc No.:
4. BLOCK DIAGRAM
4.1 TFT LCD MODULE
BB2~0(+/-)
BB2~0(+/-)
BG2~0(+/-)
BCK(+/-)
BR2~0(+/-)
FB2~0(+/-)
FG2~0(+/-)
FCK(+/-)
FR2~0(+/-)
B/FSTH
POL
TP1
STV
CKV
OE
GVON1
VCOM_PWM
GND
VCCI
(089H55-000000-G2-C)
INPUT CONNECTOR
BG2~0(+/-)
BCK(+/-)
BR2~0(+/-)
FB2~0(+/-)
FG2~0(+/-)
FCK(+/-)
FR2~0(+/-)
B/FSTH
GVON
VCM_PWM
V5A
GND
www.panelook.com
Issued Date: Jul. 18, 2008
Model No.: M190A1-PSA
Approval
SCAN DRIVER IC
TFT LCD PANEL
(1440x3x900)
DATA DRIVER IC
DC/DC CONVERTER &
REFERENCE VOLTAGE
8 / 27
Version 2.0
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
Doc No.:
5. INPUT TERMINAL PIN ASSIGNMENT
5.1 TFT LCD MODULE
(1)CN1 (Panel Interface)
PinName Description
1 BB2P Positive RSDS differential data input. Channel B2(Back)
2 BB2N Negative RSDS differential data input. Channel B2(Back)
3 BB1P Positive RSDS differential data input. Channel B1(Back)
4 BB1N Negative RSDS differential data input. Channel B1(Back)
5 BB0P Positive RSDS differential data input. Channel B0(Back)
6 BB0N Negative RSDS differential data input. Channel B0(Back)
7 BG2P Positive RSDS differential data input. Channel G2(Back)
8 BG2N Negative RSDS differential data input. Channel G2(Back)
9 BG1P Positive RSDS differential data input. Channel G1(Back)
10 BG1N Negative RSDS differential data input. Channel G1(Back)
11 BG0P Positive RSDS differential data input. Channel G0(Back)
12 BR0N Negative RSDS differential data input. Channel R0(Back)
13 BCKP Positive RSDS differential clock input. (Back)
14 BCKN Negative RSDS differential clock input. (Back)
15 BR2P Positive RSDS differential data input. Channel R2(Back)
16 BR2N Negative RSDS differential data input. Channel R2(Back)
17 BR1P Positive RSDS differential data input. Channel R1(Back)
18 BR1N Negative RSDS differential data input. Channel R1(Back)
19 BR0P Positive RSDS differential data input. Channel R0(Back)
20 BR0N Negative RSDS differential data input. Channel R0(Back)
21 FB2P Positive RSDS differential data input. Channel B2(Front)
22 FB2N Negative RSDS differential data input. Channel B2(Front)
23 FB1P Positive RSDS differential data input. Channel B1(Front)
24 FB1N Negative RSDS differential data input. Channel B1(Front)
25 FB0P Positive RSDS differential data input. Channel B0(Front)
26 FB0N Negative RSDS differential data input. Channel B0(Front)
27 FG2P Positive RSDS differential data input. Channel G2(Front)
28 FG2N Negative RSDS differential data input. Channel G2(Front)
29 FG1P Positive RSDS differential data input. Channel G1(Front)
30 FG1N Negative RSDS differential data input. Channel G1(Front)
31 FG0P Positive RSDS differential data input. Channel G0(Front)
32 FG0N Negative RSDS differential data input. Channel G0(Front)
33 FCKP Positive RSDS differential clock input. (Front)
34 FCKN Negative RSDS differential clock input. (Front)
35 FR2P Positive RSDS differential data input. Channel R2(Front)
36 FR2N Negative RSDS differential data input. Channel R2(Front)
37 FR1P Positive RSDS differential data input. Channel R1(Front)
38 FR1N Negative RSDS differential data input. Channel R1(Front)
39 FR0P Positive RSDS differential data input. Channel R0(Front)
40 FR0N Negative RSDS differential data input. Channel R0(Front)
41 BSTH Data driver start pulse input(Back)
42 FSTH Data driver start pulse input(Front)
43 POL Data driver polarity inverting input
The contents of the data driver register are transferred to the latch circuit at the
44 TP1
45 STV
rising edge of TP1. Then the gray scale voltage is output from the device at the
falling edge of TP1.
Gate driver start pulse is read at the rising edge of CKV and a scan signal is
output from the gate driver output pin.
www.panelook.com
Issued Date: Jul. 18, 2008
Model No.: M190A1-PSA
Approval
9 / 27
Version 2.0
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Loading...
+ 18 hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.