Cirrus Logic CDB4364 User Manual
Evaluation Board for CS4364
CDB4364
Features
Demonstrates recommended layout and
grounding arrangements.
CS8416 receives S/PDIF, & EIAJ-340
compatible digital audio.
Headers for external audio input for either PCM
or DSD.
Requires only a digital signal source and power
supplies for a complete Digital-to-analog
converter system.
Inputs for PCM
Clocks and Data
Description
The CDB4364 evaluation board is an excellent means
for quickly evaluating the CS4364 24-bit, 48-pin, 6channel, single-ended D/A converter. Evaluation requires an analog signal analyzer, a digital signal source,
a PC for controlling the CS4364 (only required for control port mode), and a power supply. Analog line-level
outputs are provided via RCA phono jacks.
The CS8416 digital audio receiver IC provides the system timing necessary to operate the digital-to-analog
converter and will accept S/PDIF and EIAJ-340-compatible audio data. The evaluation board may also be
configured to accept external timing and data signals for
operation in a user application during system
development.
ORDERING INFORMATION
CDB4364 Evaluation Board
Hardware or
Software Board
Control
CS8416
Digital Audio
Interface
Inputs for DSD
Clocks and Data
http://www.cirrus.com
CS4364
Copyright © Cirrus Logic, Inc. 2005
(All Rights Reserved)
Analog Outputs
and Filtering
JULY '05
DS619DB1
TABLE OF CONTENTS
1. CS4364 DIGITAL TO ANALOG CONVERTER . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
2. CS8416 DIGITAL AUDIO RECEIVER . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
3. INPUT FOR CLOCKS AND DATA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
4. INPUT FOR CONTROL DATA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
5. POWER SUPPLY CIRCUITRY . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
6. GROUNDING AND POWER SUPPLY DECOUPLING . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
7. ANALOG OUTPUT FILTERING . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
8. ERRATA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
9. CDB4364 SCHEMATICS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .6
LIST OF FIGURES
Figure 1. System Block Diagram and SIgnal Flow. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
CDB4364
Figure 2. CS4364 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Figure 3. Analog Outputs 1 - 6 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Figure 4. Mutes 1 - 6 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Figure 5. CS8416 S/PDIF Input. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .10
Figure 6. PCM Input Header and Muxing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
Figure 7. DSD Input Header . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Figure 8. Control Input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Figure 9. Power Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
Figure 10. Silkscreen Top. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Figure 11. Top Side . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Figure 12. Bottom Side . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
2 DS619DB1
CDB4364
CDB4364 SYSTEM OVERVIEW
The CDB4364 evaluation board is an excellent means of quickly evaluating the CS4364. The CS8416 digital audio
interface receiver provides an easy interface to digital audio signal sources including the majority of digital audio
test equipment. The evaluation board also allows the user to supply external PCM or DSD clocks and data through
PCB headers for system development.
The CDB4364 uses the CDB4385 as a base PCB board. For this reason, there may be additional circuitry on board
which is not populated as it has no function for this device.
The CDB4364 schematic has been partitioned into 8 schematics shown in Figures 2 through 9. Each partitioned
schematic is represented in the system diagram shown in Figure 1 on page 6. Notice that the system diagram also
includes the interconnections between the partitioned schematics.
1. CS4364 DIGITAL TO ANALOG CONVERTER
A description of the CS4364 is included in the CS4364 datasheet.
2. CS8416 DIGITAL AUDIO RECEIVER
The system receives and decodes the standard S/PDIF data format using a CS8416 digital audio receiver
(Figure 5). The outputs of the CS8416 include a serial bit clock, serial data, left-right clock, and a 128/256 Fs master
clock. The CS8416 data format is fixed to I
interface are included in the CS8416 datasheet.
²S. The operation of the CS8416 and a discussion of the digital audio
The evaluation board has been designed such that the input can be either optical or coaxial (See Figure 5). However, both inputs cannot be driven simultaneously.
Switch position 7 of S1 sets the output MCLK-to-LRCK ratio of the CS8416. This switch should be set to 256 (closed)
for inputs Fs ≤ 96 kHz and 128 (open) for Fs ≥ 64 kHz. The CS8416 must be manually reset using ‘HW RST’ (S2)
or through the software when this switch is changed.
3. INPUT FOR CLOCKS AND DATA
The evaluation board has been designed to allow interfacing to external systems via headers J11 and J7. Header
J11 allows the evaluation board to accept externally generated PCM clocks and data. The schematic for the
clock/data input is shown in Figure 6. Switch position 6 of S1 selects the source as either CS8416 (open) or header
J11 (closed).
Header J7 allows the evaluation board to accept externally generated DSD data and clocks. The schematic for the
clock/data input is shown in Figure 7. A synchronous MCLK must still be provided via Header J11. Switch position
8 of S1 selects either PCM (open) or DSD (closed).
Please see the CS4364 datasheet for more information.
4. INPUT FOR CONTROL DATA
The evaluation board can be run in either a stand-alone mode or with a PC. Stand-alone mode uses the CS4364 in
hardware mode and the mode pins are configured using switch positions 1 through 5 of S1. PC mode uses software
to setup the CS4364 through I
serial port (RS232 or USB) is attached and the CDB4364 software is running. The latest control software may be
downloaded from: www.cirrus.com/msasoftware.
²C using the PC’s serial or USB ports. PC mode is automatically selected when the
Header J15 offers the option for external input of RST and SPI
factory to use the on-board microcontroller in conjunction with the supplied software. To use an external control
DS619DB1 3
™/ I²S clocks and data. The board is setup from the
CDB4364
source, remove the shunts on J15 and place a ribbon cable so the signal lines are on the center row and the grounds
are on the right side. R116 and R119 should be populated with 2 kΩ resistors when using an external I²C source
that does not already provide pull-ups.
5. POWER SUPPLY CIRCUITRY
Power is supplied to the evaluation board by four binding posts: GND, +5V, +12V, and -12V (See Figure 9). The
‘+5V’ terminal supplies VA and the rest of the +5 V circuitry on the board. The +3.3 V circuitry is powered from a
regulator. The +2.5 V required for VD is also provided from an on-board regulator. The +5 V supply should be set
within the recommended values for VA stated in the CS4364 datasheet.
WARNING
can cause permanent damage to the device.
: Refer to the CS4364 datasheet for maximum allowable voltage levels. Operation outside of this range
6. GROUNDING AND POWER SUPPLY DECOUPLING
As with any high-performance converter, the CS4364 requires careful attention to power supply and grounding arrangements to optimize performance. Figure 2 details the connections to the CS4364 and Figures 10, 11, and 12
show the component placement and top and bottom layout. The decoupling capacitors are located as close to the
CS4364 as possible. Extensive use of ground plane fill in the evaluation board yields large reductions in radiated
noise.
7. ANALOG OUTPUT FILTERING
The analog output on the CDB4364 has been designed according to the CS4364 datasheet. This output circuit includes a passive 1-pole, 150 kHz filter with an AC coupled output.
CONNECTOR INPUT/OUTPUT SIGNAL PRESENT
+5V Input + 5 V power
GND Input Ground connection from power supply
+12V Input Unused
-12V Input Negative supply for the mute circuitry (-5 V to -12 V)
S/PDIF IN - J9 Input Digital audio interface input via coax
S/PDIF IN - OPT1 Input Digital audio interface input via optical
PCM INPUT - J11 Input Input for master, serial, left/right clocks and serial data
DSD INPUT - J7 Input Input for DSD serial clock and DSD data
OUTA1-B3 Output RCA line level analog outputs
Table 1. System Connections
4 DS619DB1
JUMPER /
SWITCH PURPOSE POSITION FUNCTION SELECTED
J15
J16 JTAG micro programming - Reserved for factory use only
S2
S1
*Default Factory Settings.
Selects source of control
data
Resets CS8416 and
CS4364
CS4364 mode settings M0-
M4
Sets clock source 6
Sets MCLK ratio of CS8416 7
Selects PCM or DSD mode 8 For PCM input set to *Open, for DSD set to Closed
*shunts on Left
shunts removed
1-5
Table 2. CDB4364 Jumper Settings
*Control from PC and on-board microcontroller
External control input using center and right columns
The CS8416 must be reset if switch S1 is changed
*open = RX(CS8416), closed = EXT
Selects 128x (open) or 256x
Default: M0, M4 open (HI)
M1, M2, M3 closed (LO)
Sets clock source for CS4364
(*closed) MCLK/LRCK
ratio output for CS8416
CDB4364
(J11)
8. ERRATA
CDB4364 rev C:
-None at this time.
DS619DB1 5
6 DS619DB1
9. CDB4364 SCHEMATICS
Serial Control Port
Figure 8 on page 13
Power
Figure 9 on page 14
Figure 1. System Block Diagram and SIgnal Flow
PCM HEADER
Figure 6 on
page 11
CS8416
S/PDIF
Input
Figure 5 on
page 10
PCM Clocks/Data
PCM Clocks/Data
PCM mux
Figure 6 on
page 11
M0 - M4 switches
PCM source select
CS8416 clock setting
(for stand-alone mode )
Hardware Control
Switches
Figure 8 on page 13
PCM Clocks/Data
DSD input enable
I2C/SPI Header
CS4364
DSD clk_enable
Data
DSD Clocks/
DSD HEADER
Figure 7 on page 12
Differential to Single-Ended
Analog Outputs
2
2
2
A1, B1
Figure 3 on page 8
A2, B2
Figure 3 on page 8
A3, B3
Figure 3 on page 8
CDB4364
Loading...