Cirrus Logic CDB42L52 User Manual
Evaluation Board for CS42L52
CDB42L52
Features
Stereo Analog Inputs
– 4 Stereo Audio Jack Inputs, 2 of which can
be Differential Microphone Inputs
– Channel Mixer
MUX’d Analog Output and Speaker Outputs
– Headphone/Line Out Jack
– Stereo Headphone Jack
– Stereo Speaker Outputs w/Banana Jacks
8- to 96-kHz S/PDIF Interface
– CS8416 Digital Audio Receiver
– CS8406 Digital Audio Transmitter
I/O Stake Headers
– External Control Port Accessibility
– External DSP Serial Audio I/O Accessibility
Independent, Regulated Power Supplies
1.65 V to 3.3 V Logic Interface
Description
Using the CDB42L52 evaluation board is an ideal way
to evaluate the CS42L52 CODEC. Use of the board requires an analog/digital signal source, an analyzer and
power supplies. A Windows
also needed in order to configure the CS42L52 and the
board functionality.
System timing can be provided by the CS8416, by the
CS42L52 with supplied master clock, or via an I/O stake
header with a DSP connected.
1/8th inch audio jacks are provided for the CS42L52 analog inputs and HP/Line outputs. Speaker driver
outputs are via Banana jacks. Digital data I/O connections are via RCA phono or optical connectors to the
CS8416 and CS8406 (S/PDIF Rx and Tx).
The Windows-based software GUI provided makes
configuring the CDB42L52 easy. The software communicates through the PC’s USB to configure board and
FPGA registers so that all features of the CS42L52 can
be evaluated. The evaluation board may also be configured to accept external timing and data signals for
operation in a user application during system development.
PC-compatible computer is
FlexGUI S/W Control - Windows
®
Compatible
– Pre-Defined & User-Configurable Scripts
Reset
Reset
Frequency
Synthesizer PLL
http://www.cirrus.com
Software Mode
Control Port
S/PDIF Output
(CS8406)
S/PDIF Input
(CS8416)
MCLK
Oscillator
(socket)
Clk/Data SRC
ORDERING INFORMATION
CDB42L52 Evaluation Board
I²C Head er
MCLK
FPGA
Clocks/Data
Header
Copyright © Cirrus Logic, Inc. 2006
(All Rights Reserved)
CS42L52
Reset
Reset
Analog Input
(Line + MIC)
Speaker Outputs
Analog Output
(Line + Headphone)
DECEMBER '06
DS680DB1
TABLE OF CONTENTS
1. SYSTEM OVERVIEW ............................................................................................................................. 3
1.1 Power ............................................................................................................................................... 3
1.2 Grounding and Power Supply Decoupling ....................................................................................... 3
1.3 FPGA ............................................................................................................................................... 3
1.4 CS42L52 Audio CODEC .................................................................................................................. 3
1.5 CS8406 Digital Audio Transmitter .................................................................................................... 4
1.6 CS8416 Digital Audio Receiver ........................................................................................................ 4
1.7 Oscillator .......................................................................................................................................... 4
1.8 I/O Stake Headers ........................................................................................................................... 4
1.9 Analog Inputs ................................................................................................................................... 5
1.10 Analog Outputs .............................................................................................................................. 5
1.11 Control Port Connectors ................................................................................................................ 5
1.11.1 USB Connector ..................................................................................................................... 5
2. SOFTWARE MODE CONTROL ............................................................................................................. 6
2.1 Board Configuration Tab .................................................................................................................. 7
2.2 CODEC Configuration Tab .............................................................................................................. 8
2.3 Analog Input Volume Tab ................................................................................................................ 9
2.4 DSP Engine Tab ............................................................................................................................ 10
2.5 Analog and PWM Output Volume Tab ...........................................................................................11
2.6 Register Maps Tab ......................................................................................................................... 12
3. SYSTEM CONNECTIONS AND JUMPERS ........................................................................................ 13
4. CDB42L51 SCHEMATICS ................................................................................................................... 17
5. CDB42L51 LAYOUT ............................................................................................................................ 21
6. REVISION HISTORY ............................................................................................................................ 26
CDB42L52
LIST OF FIGURES
Figure 1.Board Configuration Tab ............................................................................................................... 7
Figure 2.CODEC Configuration Tab ........................................................................................................... 8
Figure 3.ADC Channel Volume Tab ............................................................................................................ 9
Figure 4.ADC Channel Volume Tab .......................................................................................................... 10
Figure 5.Analog and PWM Output Volume Tab ........................................................................................ 11
Figure 6.Register Maps Tab - CS42L52 ................................................................................................... 12
Figure 7.Block Diagram ............................................................................................................................. 16
Figure 8.CS42L52 & Analog I/O (Schematic Sheet 1) ..............................................................................17
Figure 9.S/PDIF & Digital Interface (Schematic Sheet 2) ......................................................................... 18
Figure 10.Micro & FPGA Control (Schematic Sheet 3) .............................................................................19
Figure 11.Power (Schematic Sheet 4) ...................................................................................................... 20
Figure 12.Silk Screen ................................................................................................................................ 21
Figure 13.Top-Side Layer ......................................................................................................................... 22
Figure 14.GND (Layer 2) ........................................................................................................................... 23
Figure 15.Power (Layer 3) ........................................................................................................................ 24
Figure 16.Bottom Side Layer .................................................................................................................... 25
LIST OF TABLES
Table 1. System Connections ................................................................................................................... 13
Table 2. Jumper Settings .......................................................................................................................... 14
2 DS680DB1
CDB42L52
1. SYSTEM OVERVIEW
The CDB42L52 platform provides analog and digital interfaces to the CS42L52 and allows for external DSP and
®
I²C
interconnect. On board power regulators are provided so that only an external +5 V power supply is necessary. Board configuration is done using the Windows PC-compatible GUI to read/write device registers. An FPGA
on the board helps make clock/data routing and CS42L52 configuration easy.
The CDB42L52 schematic set has been partitioned into seven pages and is shown in Figures 4 through 11. “Sys-
tem Connections and Jumpers” on page 13 provides a description of all stake headers and connectors, including
the default factory settings for all jumpers. Section 2. “Software Mode Control” on page 6 provides further configuration details.
1.1 Power
Power is supplied to the evaluation board via the USB connection or by applying +5.0 V to TP2. Jumper J34
allows the user to select the power source. Power (VP) and ground (GND) for the PWM output stages in the
CS42L52 is supplied via binding posts J35 and J4 (respectively) or by standard AAA batteries in locations
BT1, BT2 and BT3. The VP voltage level can be in the range of +1.6 V to +5.25 V. On board regulators and
jumpers allow the user to connect the CODEC’s supplies to +1.65 V, 2.5 V or +3.3 V for VL and +1.65 V or
2.5 V for VD, VA and VA_HP. All voltage inputs must be referenced to ground using the black binding post
J4.
Stake headers/Jumpers and parallel resistors provide a convenient way to measure supply currents to the
CS42L52 for VD, VA, VL, VA_HP and VP supplies. The current is easily calculated by measuring the voltage drop across this resistor with its associated jumper removed. NOTE: The stake headers connected in
parallel with these resistors must be shunted with the supplied jumper during normal operation.
WARNING: Please refer to the CS42L52 data sheet for allowable voltage levels.
1.2 Grounding and Power Supply Decoupling
The CS42L52 requires careful attention to power supply and grounding arrangements to optimize performance. The CDB42L52 demonstrates these optimal arrangements. Figure 7 on page 16 provides an overview of the connections to the CS42L52. Figure 12 on page 21 shows the component placement, Figure 13
on page 22 shows the top layout, and Figure 16 on page 25 shows the bottom layout. Power supply decou-
pling capacitors are located as close as possible to the CS42L52. Extensive use of ground plane fill helps
reduce radiated noise.
1.3 FPGA
The FPGA controls digital signal routing between the CS42L52, CS8406, CS8416, SRC, PLL and the I/O
stake header. It also provides routing control of the system master clock from an on-board oscillator, the
CS8416 and the I/O stake header. The Cirrus FlexGUI software provides full control of the FPGA’s routing
and configuration options. Section 2. “Software Mode Control” on page 6 provides configuration details.
1.4 CS42L52 Audio CODEC
A complete description of the CS42L52 (Figure 4 on page 17) can be found in the CS42L52 product data
sheet.
The CS42L52 is configured using the Cirrus FlexGUI. The device configuration registers are accessible via
the “Register Maps” tab of the Cirrus FlexGUI software. This tab provides low-level control of each bit. For
easier configuration, additional tabs provide high-level control. Section 2. “Software Mode Control” on
page 6 provides configuration details.
DS680DB1 3
1.5 CS8406 Digital Audio Transmitter
A complete description of the CS8406 transmitter (Figure 4 on page 17) and a discussion of the digital audio
interface can be found in the CS8406 data sheet.
The CS8406 converts the PCM data generated by the CS42L52 to the standard S/PDIF data stream and
routes this signal to the optical and RCA connectors on the CDB42L52.
Selections are made by using the “Board Configuration” tab of the Cirrus FlexGUI software. Section 2. “Soft-
ware Mode Control” on page 6 provide configuration details.
1.6 CS8416 Digital Audio Receiver
A complete description of the CS8416 receiver (Figure 4 on page 17) and a discussion of the digital audio
interface can be found in the CS8416 data sheet.
The CS8416 converts the input S/PDIF data stream from the optical or RCA connector into PCM data that
is input to the CS42L52.
Selections are made by using the “Board Configuration” tab of the Cirrus FlexGUI software. Section 2. “Soft-
ware Mode Control” on page 6 provides configuration details.
1.7 Oscillator
CDB42L52
The socketed on-board oscillator can be selected as the system master clock source by using the selections
on the “Board Configuration” tab of the Cirrus FlexGUI. Section 2. “Software Mode Control” on page 6 pro-
vides configuration details.
The oscillator is mounted in pin sockets, allowing easy removal or replacement. The device footprint on the
board will accommodate full- or half-can-sized oscillators.
1.8 I/O Stake Headers
The evaluation board has been designed to allow interfacing with external systems via a serial port header
(reference designation J8) and a control port header (reference designation J109). The serial port header
provides access to the serial audio signals required to interface with a DSP (Figure 10 on page 19). Selec-
tions are made by using the “Board Configuration” tab of the Cirrus FlexGUI software. Section 2. “Software
Mode Control” on page 6 provides configuration details.
The control port header provides bidirectional access to the I²C control port signals by simply removing all
the shunt jumpers from the “USB” position. The user may then connect a ribbon cable connector to the “Ext
Sys Connect” pins for external control of board functions. A single row of “GND” pins are provided to maintain signal ground integrity. Two unpopulated pull-up resistors are also available should the user choose to
use the CDB42L52 logic supply (VL) externally.
4 DS680DB1
1.9 Analog Inputs
Four stereo jack connectors supply the AC coupled line-level analog inputs to the CS42L52. Differential or
single ended microphone inputs may be connected to J45 or J50 in place of line inputs. Stake headers J46
J38, J51 and J49 allow the user to select (with jumpers installed) the CS42L52 as the microphone bias
source for each microphone input.
Figure 8 on page 17 illustrates how the analog inputs are connected and routed. Table 2 on page 14 details
the jumper selections. The CS42L52 data sheet specifies the allowed full scale input voltage level.
1.10 Analog Outputs
The CDB42L52 has a Stereo Headphone/Line output jack and a separate Stereo Headphone (HP) output
jack for the ground centered DAC output. Stake headers are provided to allow the user to select a 16 Ω or
a 32 Ω resistive load connected to the DAC output or a filtered or unfiltered output for the HP/Line jack output. The resistive load can be selected to evaluate the CS42L52 drive capabilities. When connecting headphones to either output jack, the resistive load should be disconnected by removing the jumpers on each
stake header.
The CDB42L52 also has A/B speaker output banana jacks (2 per A or B channel) and 1/8“ jack outputs. (1
per A or B channel). Stake headers on each channel (A or B) connect the CS42L52 Class D speaker driver
amp outputs to either banana jack or 1/8” jack output in a number of configurations. Audio jack stake header
selections include RC filtered or unfiltered outputs. Banana jack output selections include RLC filtered, unfiltered and either full or half bridge output modes. The red banana jacks designate the positive speaker terminal connection and the black jacks designate the negative terminal connection.
CDB42L52
1.11 Control Port Connectors
The graphical user interface for the CDB42L52 (Cirrus Logic Flex GUI) allows the user to configure the
CS42L52 registers and other component registers via the onboard I²C control bus. The GUI interfaces with
the CDB via the USB connection to a PC. Section 2. “Software Mode Control” on page 6 provides a description of the Graphical User Interface (GUI).
1.11.1 USB Connector
Connecting a USB port cable from a PC to the USB connector on the board and launching the Cirrus
FlexGUI software enables the CDB42L52. Note: The USB port connection also provides DC power to the
board (except for VP). The minimum current required is approximately 300 mA. It may, therefore, be necessary to connect the CDB42L52 directly to the USB port on the PC as opposed to a hub or keyboard port
where current may be limited.
DS680DB1 5
CDB42L52
2. SOFTWARE MODE CONTROL
The CDB42L52 may be used with the Microsoft Windows®-based FlexGUI graphical user interface, allowing software control of the CS42L52, FPGA and CS8421 registers. The latest control software may be downloaded from
www.cirrus.com/msasoftware. Step-by-step instructions for setting up the FlexGUI are provided as follows:
1. Download and install the FlexGUI software as instructed on the Website.
2. Connect and apply power to the +5.0 VP binding post.
3. Connect the CDB to the host PC using a USB cable.
4. Launch the Cirrus FlexGUI. Once the GUI is launched successfully, all registers are set to their default reset
state.
5. Refresh the GUI by clicking on the “Update” button. The default state of all registers are now visible.
For standard set-up:
6. Set up the signal routing in the “Board Configuration” tab as desired.
7. Set up the CS42L52 in the “CODEC Configuration”, “Analog Input Volume”, “DSP Engine” and “Analog and
PWM Output Volume” tab as desired.
8. Begin evaluating the CS42L52.
For quick set-up, the CDB42L52 may, alternatively, be configured by loading a predefined sample script file:
9. On the File menu, click "Restore Board Registers..."
10. Browse to Boards\CDB42L52\Scripts\.
11. Choose any one of the provided scripts to begin evaluation.
To create personal scripts files:
12. On the File menu, click "Save Board Registers..."
13. Enter any name that sufficiently describes the created setup.
14. Choose the desired location and save the script.
15. To load this script, follow the instructions from step 9 above.
6 DS680DB1
2.1 Board Configuration Tab
The “Board Configuration” tab provides high-level control of signal routing on the CDB42L52. This tab also
includes basic controls that allow “quick setup” in a number of simple board configurations. Status text detailing the CODEC’s specific configuration appears directly below the associated control. This text may
change depending on the setting of the associated control. A description of each control group is outlined
below:
CS42L52 CODEC Basic Configuration - Register controls for CS42L52 basic setup like interface format,
clocking functions and analog input signal routing. See Section 2.2 through Section 2.5 for more controls in
the CS42L52.
CS8416 S/PDIF Receiver Control - Register controls for setting up the CS8416.
CS8406 S/PDIF Transmitter Control - Register controls for setting up the CS8406.
Clock/Data Routing and Selection - Includes controls used for routing clocks and data between the
CS42L52, CS8416, oscillator, I/O stake header, SRC and PFD. Also includes a reset control for the
CS42L52.
Update - Reads all registers in the FPGA, CS42L52 and CS8421 and shows the current values in the GUI.
Reset - Resets FPGA to default routing configuration.
CDB42L52
Figure 1. Board Configuration Tab
DS680DB1 7
2.2 CODEC Configuration Tab
The “CODEC Configuration” tab provides high-level control of the CS42L52 register settings. Status text detailing the CODEC’s specific configuration is shown in parenthesis or appears directly below the associated
control. This text will change depending on the setting of the associated control. A description of each control group is outlined below. See the CS42L52 data sheet for complete register descriptions.
Power Control - Register controls for powering down each device within the CODEC.
ADC Configuration - Controls for the input MUXs, input mixer (summing amp), microphone bias output, and
ADC/SPE mixer.
Serial Port Configuration - Controls for all settings related to the serial I/O data and clocks on the board.
DAC Configuration - Control for the signal source to the DAC and analog output mux.
Update - Reads all registers in the CS42L52 and reflects the current values in the GUI.
Reset - Resets the CS42L52.
CDB42L52
Figure 2. CODEC Configuration Tab
8 DS680DB1
Loading...