CHIMEI INNOLUX V546H1-PS2 Specification

PRODUCT SPECIFICATION
Customer:
Tentative Specification Preliminary Specification
Approval Specification
MODEL NO.: V546H1
SUFFIX: PS2
APPROVED BY SIGNATURE
Name / Title Note
Please return 1 copy for your confirmation with your signature and comments.
Approved By Checked By Prepared By
Chao-Chun
Version 2.1 1 Date:::2 Sep 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
Chung
Ken Wu
YI-CHEN
Chiang
CONTENTS
PRODUCT SPECIFICATION
REVISION HISTORY........................................................................................................................................................ 4
1. GENERAL DESCRIPTION...........................................................................................................................................5
1.1 OVERVIEW......................................................................................................................................................... 5
1.2 FEATURES.......................................................................................................................................................... 5
1.3 MECHANICAL SPECIFICATIONS...................................................................................................................... 5
2. ABSOLUTE MAXIMUM RATINGS ............................................................................................................................... 6
2.1 ABSOLUTE RATINGS OF ENVIRONMENT.......................................................................................................6
2.2 ELECTRICAL ABSOLUTE RATINGS(OPEN CELL)........................................................................................... 7
3. ELECTRICAL CHARACTERISTICS ............................................................................................................................ 8
3.1 TFT LCD Module................................................................................................................................................. 8
4. BLOCK DIAGRAM OF INTERFACE ...........................................................................................................................11
4.1 TFT LCD MODULE ............................................................................................................................................11
5 .INPUT TERMINAL PIN ASSIGNMENT...................................................................................................................... 12
5.1 TFT LCD OPEN CELL ......................................................................................................................................12
5.2 LVDS INTERFACE............................................................................................................................................19
5.3 COLOR DATA INPUT ASSIGNMENT...............................................................................................................20
6. INTERFACE TIMING.................................................................................................................................................. 23
6.1 INPUT SIGNAL TIMING SPECIFICATIONS..................................................................................................... 23
6.1.1 Timing spec for Frame Rate = 100Hz
6.1.2 Timing spec for Frame Rate = 120Hz
6.2 POWER ON/OFF SEQUENCE (Ta = 25 ± 2 ºC)............................................................................................... 27
6.2.1
POWER ON/OFF SEQUENCE
6.2.2
2D/3D MODE CHANGE2D to 3D SIGNAL SEQUENCE WITHOUT VCC TURN OFF AND TURN
ON
...........................................................................................................................................................................28
7. OPTICAL CHARACTERISTICS ................................................................................................................................. 29
7.1 TEST CONDITIONS..........................................................................................................................................29
7.2 OPTICAL SPECIFICATIONS ............................................................................................................................ 29
................................................................................................................. 27
..................................................................................................... 23
..................................................................................................... 24
8.PRECAUTIONS........................................................................................................................................................... 33
Version 2.1 2 Date:::2 Sep 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
PRODUCT SPECIFICATION
8.1 ASSEMBLY AND HANDLING PRECAUTIONS ................................................................................................ 33
8.2 SAFETY PRECAUTIONS .................................................................................................................................33
9. DEFINITION OF LABELS........................................................................................................................................... 34
9.1 OPEN CELL LABEL.......................................................................................................................................... 34
9.2 CARTON LABEL............................................................................................................................................... 36
10. Packaging.................................................................................................................................................................37
10.1 PACKING SPECIFICATIONS.......................................................................................................................... 37
10.2 PACKING METHOD........................................................................................................................................37
11. MECHANICAL CHARACTERISTIC.......................................................................................................................... 40
Appendix A......................................................................................................................................................................42
Version 2.1 3 Date:::2 Sep 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
PRODUCT SPECIFICATION
REVISION HISTORY
Version
C1(2.0) May.18,11 all all Approval Specification Ver 2.0 was first issued. C1(2.1) Sep.2,11 40,41
Date
Page
(New)
Section
11 Update ME Charateristic.
Description
Version 2.1 4 Date:::2 Sep 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
PRODUCT SPECIFICATION
1. GENERAL DESCRIPTION
1.1 OVERVIEW
V546H1-PS2 is a 54.6” TFT Liquid Crystal Display product with driver ICs and 4ch-LVDS interface. This product supports 1920 x 1080 HDTV format and can display true 1.073G colors (8-bit + Hi-FRC /color). The backlight unit is not built in.
1.2 FEATURES
CHARACTERISTICS ITEMS SPECIFICATIONS
Screen Diagonal [in] 54.6 Pixels [lines] Active Area [mm] 1209.6(H) x 680.4(V) (54.6” diagonal) Sub-Pixel Pitch [mm] 0.21(H) x 0.63(V) Pixel Arrangement RGB vertical stripe Weight [g] 3450 Physical Size [mm] 1233.2(W) x701.2(H) x 1.80(D) Typ Display Mode Transmissive mode / Normally black Contrast Ratio 6000:1 Typ.
Glass thickness (Array / CF) [mm] 0.7 / 0.7 Viewing Angle (CR>20) +88/-88(H),+88/-88(V) Typ.
Color Chromaticity
1920 × 1080
(Typical value measured at CMI’s module)
(Typical value measured at CMI’s module) R=(0.654, 0.325)
G=(0.290, 0.598) B=(0.143, 0.0489) W=(0.308, 0.359) * Please refer to “color chromaticity” on 7.2
Cell Transparency [%] 5.3%Typ.
(Typical value measured at CMI’s module)
Polarizer Surface Treatment
Anti-Glare coating (11% Low Haze) Hardness (3H)
1.3 MECHANICAL SPECIFICATIONS
Item Min. Typ. Max. Unit Note
Weight - 3450 - g -
I/F connector mounting position
Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.
Note (2) Connector mounting position
Version 2.1 5 Date:::2 Sep 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
The mounting inclination of the connector makes the screen center within ± 0.5mm as the horizontal.
3D/4
(2)
2. ABSOLUTE MAXIMUM RATINGS
2.1 ABSOLUTE RATINGS OF ENVIRONMENT
Item Symbol
PRODUCT SPECIFICATION
Value
Unit
Min. Max.
Note
(1)
Storage Temperature TST -20 +60 ºC
Operating Ambient Temperature TOP 0 50 ºC
Note (1)Temperature and relative humidity range is shown in the figure below.
(a) 90 %RH Max. (Ta 40 ºC). (b) Wet-bulb temperature should be 39 ºC Max. (Ta > 40 ºC). (c) No condensation. Note (2) The maximum operating temperature is based on the test condition that the surface temperature of
display area is less than or equal to 65 ºC with LCD module alone in a temperature controlled chamber. Thermal management should be considered in final product design to prevent the surface temperature of display area from being over 65 ºC. The range of operating temperature may degrade in case of improper thermal management in final product design.
Relative Humidity (%RH)
100
90
80
With CMI
Module
(1), (2)
With CMI
Module
60
40
Operating Range
20
10
Storage Range
Temperature (ºC)
80 60 -20 40 0 20 -40
Version 2.1 6 Date:::2 Sep 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
2.2 ELECTRICAL ABSOLUTE RATINGS(OPEN CELL)
Storage Condition: With shipping package.
Storage temperature range: 25±5
Storage humidity range: 50±10%RH
Shelf life: a month
PRODUCT SPECIFICATION
Version 2.1 7 Date:::2 Sep 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
PRODUCT SPECIFICATION
3. ELECTRICAL CHARACTERISTICS
3.1 TFT LCD Module
(Ta = 25 ± 2 ºC)
Value
Parameter Symbol
Min. Typ. Max.
Power Supply Voltage VCC 10.8 12 13.2 V (1)
Unit Note
Rush Current I
White Pattern
Power Consumption
Power Supply Current
Differential Input High Threshold Voltage
Differential Input Low
LVDS interface
CMIS
Threshold Voltage Common Input Voltage VCM 1.0 1.2 1.4 V Differential input voltage
(single-end) Terminating Resistor RT
Input High Threshold Voltage VIH 2.7
Horizontal Stripe Black Pattern White Pattern Horizontal Stripe Black Pattern
RUSH
- - - - - - - -
V
LVTH
V
LVTL
|VID| 200
+100
4.4 A (2)
7.2 8.4 W
16.8 20.4 W
6.96 8.16 W
0.6 0.7 A
1.4 1.7 A
0.58 0.68 A
-100 mV
100
600 mV
3.3 V
mV
ohm
(3)
(4)
interface
Note (1) The module should be always operated within the above ranges. Note (2) Measurement condition:
Version 2.1 8 Date:::2 Sep 2011
Input Low Threshold Voltage VIL 0
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
0.7 V
PRODUCT SPECIFICATION
Note (3) The specified power consumption and power supply current is under the conditions at Vcc = 12 V, Ta =
25 ± 2 ºC, fv = 120 Hz, whereas a power dissipation check pattern below is displayed.
GND
Vcc rising time is 470us
0.9Vcc
0.1Vcc
470us
Vcc
Version 2.1 9 Date:::2 Sep 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
PRODUCT SPECIFICATION
a. White Pattern
b. Black Pattern
Active Area
c. Horizontal Pattern
Note (4) The LVDS input characteristics are as follows:
Active Area
Version 2.1 10 Date:::2 Sep 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
4. BLOCK DIAGRAM OF INTERFACE
DATA DRIVER
SCAN DRIVER
GND
OUTPUT CONNECTOR
4.1 TFT LCD MODULE
CH3_0(+/-) CH3_1(+/-) CH3_2(+/-) CH3_3(+/-) CH3_4(+/-) CH3_CLK(+/-)
CH4_0(+/-) CH4_1(+/-) CH4_2(+/-) CH4_3(+/-) CH4_4(+/-) CH4_CLK(+/-)
CH1_0(+/-) CH1_1(+/-) CH1_2(+/-) CH1_3(+/-) CH1_4(+/-) CH1_CLK(+/-)
CH2_0(+/-) CH2_1(+/-) CH2_2(+/-) CH2_3(+/-) CH2_4(+/-) CH2_CLK(+/-)
SELLVDS
2D/3D
L/R
LD_EN
SCN_EN
INPUT CONNECTOR
INPUT CONNECTOR
TIMING
CONTROLLER
DC/DC CONVERTER
& REFERENCE
VOLTAGE
PRODUCT SPECIFICATION
TFT LCD PANEL
(1920x3x1080)
VCC
L/R_O
CN6:LM123S-010-H-TF1-3
or equivalent
CONVERTER
VBL
GND
ERR
E_PWM
BLON
Version 2.1 11 Date:::2 Sep 2011
CONNECTOR
CN1:
S14B-PH-SM4-TB
(JST) or
CI0114M1HR0-LA
(CvilLux)
CN2: CI0113M1HR0-LA (CvilLux) CN3: CI0112M1HR0-LA (CvilLux)
LED
BACKLIGHT
UNIT
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
5 .INPUT TERMINAL PIN ASSIGNMENT
5.1 TFT LCD OPEN CELL
CNF1 Connector Pin Assignment: (FI-RE51S-HF(JAE) or equivalent)
Pin Name Description Note
1 N.C. No Connection (1) 2 SCL EEPROM Serial Clock (for local dimming demo function) 3 SDA EEPROM Serial Data (for local dimming demo function)
PRODUCT SPECIFICATION
(12)
4 TST_AGE Aging Mode 5 L/R_O Output signal for Left Right Glasses control 6 N.C. No Connection (1) 7 SELLVDS LVDS Data Format Selection (2)(7) 8 N.C. No Connection
9 N.C. No Connection 10 N.C. No Connection 11 GND Ground 12 CH1[0]- First pixel Negative LVDS differential data input. Pair 0 13 CH1[0]+ First pixel Positive LVDS differential data input. Pair 0 14 CH1[1]- First pixel Negative LVDS differential data input. Pair 1 15 CH1[1]+ First pixel Positive LVDS differential data input. Pair 1 16 CH1[2]- First pixel Negative LVDS differential data input. Pair 2 17 CH1[2]+ First pixel Positive LVDS differential data input. Pair 2
(11) (10)
(1)
(9)
18 GND Ground 19 CH1CLK- First pixel Negative LVDS differential clock input.
(9)
20 CH1CLK+ First pixel Positive LVDS differential clock input. 21 GND Ground 22 CH1[3]- First pixel Negative LVDS differential data input. Pair 3 23 CH1[3]+ First pixel Positive LVDS differential data input. Pair 3
(9)
24 CH1[4]- First pixel Negative LVDS differential data input. Pair 4 25 CH1[4]+ First pixel Positive LVDS differential data input. Pair 4 26 2D/3D Input signal for 2D/3D Mode Selection (3)(6)(8) 27 L/R Input signal for Left Right eye frame synchronous (4)(8) 28 CH2[0]- Second pixel Negative LVDS differential data input. Pair 0
Version 2.1 12 Date:::2 Sep 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
(9)
PRODUCT SPECIFICATION
29 CH2[0]+ Second pixel Positive LVDS differential data input. Pair 0 30 CH2[1]- Second pixel Negative LVDS differential data input. Pair 1 31 CH2[1]+ Second pixel Positive LVDS differential data input. Pair 1 32 CH2[2]- Second pixel Negative LVDS differential data input. Pair 2 33 CH2[2]+ Second pixel Positive LVDS differential data input. Pair 2 34 GND Ground 35 CH2CLK- Second pixel Negative LVDS differential clock input. 36 CH2CLK+ Second pixel Positive LVDS differential clock input. 37 GND Ground 38 CH2[3]- Second pixel Negative LVDS differential data input. Pair 3 39 CH2[3]+ Second pixel Positive LVDS differential data input. Pair 3 40 CH2[4]- Second pixel Negative LVDS differential data input. Pair 4 41 CH2[4]+ Second pixel Positive LVDS differential data input. Pair 4 42 LD_EN Input signal for Local Dimming Enable (5)(8) 43 SCN_EN Input signal for Scanning Enable (6)(8) 44 GND Ground
(9)
(9)
(9)
45 GND Ground 46 GND Ground 47 N.C. No Connection (1) 48 VCC +12V power supply 49 VCC +12V power supply 50 VCC +12V power supply 51 VCC +12V power supply
Version 2.1 13 Date:::2 Sep 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
PRODUCT SPECIFICATION
CNF2 Connector Pin Assignment (FI-RE41S-HF (JAE) or equivalent)
Pin Name Description
1 N.C. No Connection 2 N.C. No Connection 3 N.C. No Connection 4 N.C. No Connection 5 N.C. No Connection 6 N.C. No Connection 7 N.C. No Connection 8 N.C. No Connection
9 GND Ground 10 CH3[0]- Third pixel Negative LVDS differential data input. Pair 0 11 CH3[0]+ Third pixel Positive LVDS differential data input. Pair 0 12 CH3[1]- Third pixel Negative LVDS differential data input. Pair 1 13 CH3[1]+ Third pixel Positive LVDS differential data input. Pair 1
Note
(1)
(9)
14 CH3[2]- Third pixel Negative LVDS differential data input. Pair 2 15 CH3[2]+ Third pixel Positive LVDS differential data input. Pair 2 16 GND Ground 17 CH3CLK- Third pixel Negative LVDS differential clock input. 18 CH3CLK+ Third pixel Positive LVDS differential clock input. 19 GND Ground 20 CH3[3]- Third pixel Negative LVDS differential data input. Pair 3 21 CH3[3]+ Third pixel Positive LVDS differential data input. Pair 3 22 CH3[4]- Third pixel Negative LVDS differential data input. Pair 4 23 CH3[4]+ Third pixel Positive LVDS differential data input. Pair 4 24 GND Ground 25 GND Ground 26 CH4[0]- Fourth pixel Negative LVDS differential data input. Pair 0 27 CH4[0]+ Fourth pixel Positive LVDS differential data input. Pair 0 28 CH4[1]- Fourth pixel Negative LVDS differential data input. Pair 1 29 CH4[1]+ Fourth pixel Positive LVDS differential data input. Pair 1
(9)
(9)
(9)
30 CH4[2]- Fourth pixel Negative LVDS differential data input. Pair 2
Version 2.1 14 Date:::2 Sep 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
PRODUCT SPECIFICATION
SELLVDS
Note
L JEIDA Format
H or
O
pen VESA Format
2D/3D
Note
31 CH4[2]+ Fourth pixel Positive LVDS differential data input. Pair 2
(9)
32 GND Ground 33 CH4CLK- Fourth pixel Negative LVDS differential clock input. 34 CH4CLK+ Fourth pixel Positive LVDS differential clock input. 35 GND Ground 36 CH4[3]- Fourth pixel Negative LVDS differential data input. Pair 3 37 CH4[3]+ Fourth pixel Positive LVDS differential data input. Pair 3 38 CH4[4]- Fourth pixel Negative LVDS differential data input. Pair 4 39 CH4[4]+ Fourth pixel Positive LVDS differential data input. Pair 4 40 GND Ground 41 GND Ground
CN6 Connector Pin Assignment (LM123S-010-H-TF1-3 (UNE) or equivalent)
1 N.C. No Connection 2 N.C. No Connection
(9)
(9)
(1)
3 N.C. No Connection 4 GND Ground 5 N.C. No Connection 6 L/R_O Output signal for Left Right Glasses control 7 N.C. No Connection 8 N.C. No Connection 9 N.C. No Connection
10 N.C. No Connection
Note (1) Reserved for internal use. Please leave it open. Note (2) LVDS format selection.
L= Connect to GND, H=Connect to +3.3V or open
(1)
(10))
(1)
Version 2.1 15 Date:::2 Sep 2011
Note (3) 2D/3D mode selection.
L= Connect to GND or Open, H=Connect to +3.3V
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
L or Open 2D Mode
H 3D Mode
L/R Note
L Right synchronous signal
H Left synchronous signal
L or Open Local Dimming Disable
H Local Dimming Enable
L or Open Scanning Disable
H Scanning Enable
TCON
R2
R1
Setting
LCM side
System side
Vcc
R3
Note (4) Input signal for Left Right eye frame synchronous VIL=0~0.8 V, VIH=2.0~3.3 V
Note (5) Local dimming enable selection.
L= Connect to GND or Open, H=Connect to +3.3V
LD_EN Note
Note (6) Scanning enable selection.
PRODUCT SPECIFICATION
L= Connect to GND or Open, H=Connect to +3.3V
SCN_EN Note
Note (7) SELLVDS signal pin connected to the LCM side has the following diagram.
R1 in the system side should be less than 1K Ohm. (R1 < 1K Ohm)
Selector (pin7)
System side R1 < 1K
Note (8) 2D/3D, L/R , LD_EN and SCN_EN signal pin connected to the LCM side has the following diagram.
Version 2.1 16 Date:::2 Sep 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
PRODUCT SPECIFICATION
L R
ight glass turn on
H Left glass turn on
R1 in the system side should be less than 1K Ohm. (R1 < 1K Ohm)
Note (9) LVDS 4-port Data Mapping
Port Channel of LVDS
1st Port First Pixel 1, 5, 9, ……1913, 1917
2nd Port Second Pixel
3rd Port Third Pixel 3, 7, 11, ….1915, 1919 4th Port Fourth Pixel 4, 8, 12, ….1916, 1920
Note (10) The definition of L/R_O signal as follows
L= 0V , H= +3.3V
L/R_O Note
Note (11) Ground or OPEN: Disable, High: Enable. Note (12) Please reference Appendix A
Data Stream
2, 6, 10, ….1914, 1918
Version 2.1 17 Date:::2 Sep 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
PRODUCT SPECIFICATION
Version 2.1 18 Date:::2 Sep 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
AR0~AR9: First pixel R data AG0~AG9: First pixel G data AB0~AB9: First pixel B data BR0~BR9: Second pixel R data BG0~BG9: Second pixel G data BB0~BB9: Second pixel B data DE: Data enable signal DCLK: Data clock signal
The third and fourth pixel are followed the same rules. CR0~CR9: Third pixel R data CG0~CG9: Third pixel G data CB0~CB9: Third pixel B data DR0~DR9: Fourth pixel R data DG0~DG9: Fourth pixel G data
PRODUCT SPECIFICATION
DB0~DB9: Fourth pixel B data
Note (1) A ~ D channel are first, second, third and fourth pixel respectively. Note (2) The system must have the transmitter to drive the module. Note (3) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it is
used differentially.
5.2 LVDS INTERFACE
JEIDA Format : SELLVDS = L VESA Format : SELLVDS = H or Open
Version 2.1 19 Date:::2 Sep 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
VESA Format
PRODUCT SPECIFICATION
Current Cycle
AR 0P AR 0N
AR 1P AR 1N
AR 2P AR 2N
AR 3P AR 3N
AR 4P AR 4N
JEIDA Format
AR 0P AR 0N
AR 1P AR 1N
AR0
AG1
AB2
AR6
AR4
AG5
AG0 AR5
AB1
DE VS HS AB5 AB4 AB3 AB2
REV AB7 AB6 AG7 AG6 AR7 AR6
REV AB9 AB8 AG9 AG8 AR9 AR8AR8 REV
AG4 AR7
AB5
AB0 AG5 AG4 AG3 AG2 AG1
AB4 AG7 AG6 AG5AG9 AG8
AR4 AR3 AR2 AR1 AR0
AR6 AR5 AR4AR9 AR8
AG0
AB1
DE
REV
AG4
AB5
AR 2P AR 2N
AR 3P AR 3N
AR 4P AR 4N
AR0~AR9: First Pixel R Data (9; MSB, 0; LSB) AG0~AG9: First Pixel G Data (9; MSB, 0; LSB) AB0~AB9: First Pixel B Data (9; MSB, 0; LSB) DE : Data enable signal DCLK : Data clock signal
RSV: Reserved
AB6
AR2
DE VS HS AB7 AB6AB9 AB8
REV AB3 AB2 AG3 AG2 AR3 AR2
REV AB1 AB0 AG1 AG0 AR1 AR0AR0 REV
DE
REV
5.3 COLOR DATA INPUT ASSIGNMENT
The brightness of each primary color (red, green and blue) is based on the 10-bit gray scale data input for the color. The higher the binary input, the brighter the color. The table below provides the assignment of the color versus data input.
Version 2.1 20 Date:::2 Sep 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
PRODUCT SPECIFICATION
Data Signal
Basic Colors
Gray Scale Of Red
Color
Black Red Green Blue Cyan Magenta Yellow White Red (0) / Dark Red (1) Red (2)
:
: Red (1021) Red (1022)
Red Green Blue
R9 R8 R7 R6 R5 R4 R3 R2 R1 R0 G9 G8 G7 G6 G5 G4 G3 G2 G1 G0 B9 B8 B7 B6 B5 B4 B3 B2 B1 B0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
;
:
:
:
:
:
:
:
:
1
1
1
1
1
1
1
1
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0 0 0 1 1 1 0 1 0 0 0
:
: 0 0
Gray Scale Of Green
Gray Scale Of Blue
Red (1023) Green (0) / Dark Green (1) Green (2)
:
: Green (1021) Green (1022) Green (1023) Blue (0) / Dark Blue (1) Blue (2)
:
: Blue (1021) Blue (1022) Blue (1023)
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
Note (1) 0: Low Level Voltage, 1: High Level Voltage
Version 2.1 21 Date:::2 Sep 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
PRODUCT SPECIFICATION
5.4 FLICKER (Vcom) ADJUSTMENT
(1) Adjustment Pattern:
Column-inversion pattern was shown as below. If customer need below pattern, please directly contact with Account FAE.
Frame N Frame N+1
(2) Adjustment method: (Digital V-com) Programmable memory IC is used for Digital V-com adjustment in this model. CMI provide Auto Vcom tools to
adjust Digital V-com.The detail connection and setting instruction, please directly contact with Account FAE or refer CMI Auto V-com adjustment OI. Below items is suggested to be ready before Digital V-com adjustment in customer LCM line.
Version 2.1 22 Date:::2 Sep 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
PRODUCT SPECIFICATION
6. INTERFACE TIMING
6.1 INPUT SIGNAL TIMING SPECIFICATIONS
(Ta = 25 ± 2 ºC) The input signal timing specifications are shown as the following table and timing diagram.
Signal Item Symbol
Frequency
(=1/TC)
Input cycle to
LVDS
cycle jitter
Receiver
Clock
Spread spectrum
F
modulation range Spread spectrum modulation frequency
LVDS
Setup Time Tlvsu
Receiver
Data
Hold Time Tlvhd
6.1.1 Timing spec for Frame Rate = 100Hz
Signal Item Symbol
2D mode Fr5 94 100 106 Hz
Frame rate
3D mode Fr5 100 100 100 Hz (7)
Min. Typ. Max. Unit Note
F
clkin
T
- - 200 ps (3)
rcl
clkin_mo
d
F
SSM
60 74.25 80 MHz
F
clkin
-2%
- F
clkin
+2%
MHz
- - 200 KHz
600 - - ps
600 - - ps
Min. Typ. Max. Unit Note
(4)
(5)
Total Tv 1090 1350 1395 Th
Tv=Tvd+Tv
b
Vertical
Active
2D Mode
Display Tvd 1080 1080 1080 Th Blank Tvb 10 270 315 Th
- -
Display
Total Tv 1350 Th
Term
3D Mdoe
Display Tvd 1080 Th
(6),(8)
Blank Tvb 270 Th
Horizontal
Th=Thd+T
Total Th 520 550 670 Tc
Active
Display
Term
2D Mode
Display Thd 480 480 480 Tc Blank Thb 40 70 190 Tc
hb
- -
Th=Thd+T
3D Mdoe
Total Th 520 550 670 Tc
hb
Version 2.1 23 Date:::2 Sep 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
PRODUCT SPECIFICATION
Display Thd 480 480 480 Tc Blank Thb 40 70 190 Tc
6.1.2 Timing spec for Frame Rate = 120Hz
Signal Item Symbol
2D mode Fr6 114 120 126 Hz
Frame rate
3D mode Fr6 120 120 120 Hz (7)
Total Tv 1090 1125 1395 Th
Vertical
Active
Display
Term
2D Mode
3D Mdoe
Display Tvd 1080 1080 1080 Th Blank Tvb 10 45 315 Th Total Tv 1125 Th Display Tvd 1080 Th Blank Tvb 45 Th
- -
Min. Typ. Max. Unit Note
Tv=Tvd+Tv
b
- -
(6), (8)
Total Th 520 550 670 Tc
Th=Thd+T
hb
Horizontal
Active
Display
2D Mode
Display Thd 480 480 480 Tc Blank Thb 40 70 190 Tc
- -
Th=Thd+T
Total Th 520 550 670 Tc
Term
3D Mdoe
Display Thd 480 480 480 Tc Blank Thb 40 70 190 Tc
hb
- -
Note (1) Since the module is operated in DE only mode, Hsync and Vsync input signals should be set to low logic
level. Otherwise, this module would operate abnormally.
Note (2) Please make sure the range of pixel clock has follow the below equation:
F
clkin(max)
F
r
5
Tv Th F
F
r
6
Tv Th
clkin(min)
Version 2.1 24 Date:::2 Sep 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
PRODUCT SPECIFICATION
Thb
Tc
INPUT SIGNAL TIMING DIAGRAM
DE
Th
DCLK
DE
DATA
Tvd
Tv
Tvb
Thd
Valid display data ( 480 clocks)
Note (3) The input clock cycle-to-cycle jitter is defined as below figures. Trcl = I T1 – TI
Version 2.1 25 Date:::2 Sep 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
PRODUCT SPECIFICATION
14
14
14
14
14
14
14
Note (4) The SSCG (Spread spectrum clock generator) is defined as below figures.
Note (5) The LVDS timing diagram and setup/hold time is defined and showing as the following figures.
RXCLK+/-
RXn+/-
Tlvsu
Tlvhd
1T
LVDS RECEIVER INTERFACE TIMING DIAGRAM
Tc
3T
5T
7T
9T
11T
13T
Note (6) Please fix the Vertical timing (Vertical Total =1350 / Display =1080 / Blank = 270) in 100Hz 3D mode
and Vertical timing (Vertical Total =1125 / Display =1080 / Blank = 45) in 120Hz 3D mode
Note (7) In 3D mode, the set up Fr5 and Fr6 in Typ. ±3 Hz .In order to ensure that the electric function performance
to avoid no display symptom.(Except picture quality symptom.)
Note (8) In 3D mode, the set up Tv and Tvb in Typ. ±30.In order to ensure that the electric function performance to
avoid no display symptom.(Except picture quality symptom.)
Version 2.1 26 Date:::2 Sep 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
PRODUCT SPECIFICATION
P
100ms
T
Option
Signals
6.2 POWER ON/OFF SEQUENCE (Ta = 25 ± 2 ºC)
6.2.1
POWER ON/OFF SEQUENCE
To prevent a latch-up or DC operation of LCD module, the power on/off sequence should be as the diagram below.
0.5≦≦≦T
0≦≦≦T
500ms ≦≦≦T4
0≦≦≦T
1
10ms
≦≦
2
50ms
≦≦
3
50ms
≦≦
LVDS Signals
0≦≦≦T 0≦≦≦T
7
T2
≦≦
8
T3
≦≦
(SELLVDS,2D/3D
L/R,LD_EN, SCN_EN)
Backlight (Recommended)
500ms≦≦≦T5
≦≦≦≦
6
0V
0V
0.1VCC
Power On
T7
T2
T5
50%
0.1Vcc
T3 T1
T4
T8
50%
T6
Power ON/OFF Sequence
Version 2.1 27 Date:::2 Sep 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
2D/3D
Scalar Black Pattern
Scalar send
PRODUCT SPECIFICATION
6.2.2
2D/3D MODE CHANGE2D to 3D SIGNAL SEQUENCE WITHOUT VCC TURN OFF AND TURN ON
VCC
0V
0.9VCC
0.1VCC
0.5≦≦≦T 0≦≦≦T
1
10ms
≦≦
2
50ms
≦≦
T1
T2
LVDS Signals
0V
Power On
Black Pattern
0≦≦≦T7≦≦≦≦T2
0≦≦≦T10≦≦≦≦10ms
T7
T10
0≦≦≦T9≦≦≦≦10ms
10≦≦≦T12≦≦≦≦20ms
Insertion
T9
T12
Backlight ON/OFF 500ms≦≦≦T 500ms≦≦≦T11
5
T5
T11
Note (1) The supply voltage of the external system for the module input should follow the definition of Vcc. Note (2) Apply the LED voltage within the LCD operation range. When the backlight turns on before the LCD
operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen.
Note (3) In case of Vcc is in off level, please keep the level of input signals on the low or high impedance. If
T2<0,that maybe cause electrical overstress failure. Note (4) T4 should be measured after the module has been fully discharged between power off and on period. Note (5) Interface signal shall not be kept at high impedance when the power is on.
Version 2.1 28 Date:::2 Sep 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
PRODUCT SPECIFICATION
7. OPTICAL CHARACTERISTICS
7.1 TEST CONDITIONS
Item Symbol Value Unit Ambient Temperature Ta Ambient Humidity Ha Supply Voltage VCC 12V V Input Signal According to typical value in "3. ELECTRICAL CHARACTERISTICS" LED Current IL 160 mA
The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change during measuring in a windless room.
25±2
50±10
o
C
%RH
7.2 OPTICAL SPECIFICATIONS
The relative measurement methods of optical characteristics are shown as below. The following items should
be measured under the test conditions described in 7.1 and stable environment shown in 7.1.
Item Symbol
Color Chromaticity
Red
Green
Blue
Rcx
Rcy Gcx Gcy
Bcx
Bcy
Wcx
Viewing Angle at Normal
Standard light source “C”
Condition Min. Typ. Max. Unit Note
0.656
0.327
0.258
θ
=0°, θY =0°
x
Direction
-
0.585
0.132
0.111
0.292
-
-
-
-
-
-
-
-
(0)
White
Wcy
Center Transmittance T%
Version 2.1 29 Date:::2 Sep 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
θ
=0°, θY =0°
x
- 5.1 - % (1),(6)
0.350
-
Contrast Ratio CR
with CMI module
PRODUCT SPECIFICATION
6000
- - (1),(3)
Response Time
White Variation
Gray to
gray
δW
θ
=0°, θY =0°
x
with CMI Module
θ
=0°, θY =0°
x
- 6 12 ms (1),(4)
- - 1.3 - (1),(5)
with CMI module
θ
+
x
-
88
-
Horizontal
Viewing
θ
-
x
CR20
-
88
­Deg. (1),(2)
Angle
θ
+
Y
With CMI module
-
88
-
Vertical
θ
-
Y
-
88
-
Note (0) Light source is the standard light source ”C” which is defined by CIE and driving voltage are based on
suitable gamma voltages. The calculating method is as following:
1. Measure Module’s and BLU’s spectrum at center point. White and R,G,B are with signal input. BLU (for V546H1-LS2) is supplied by CMI.
2. Calculate cell’s spectrum.
3. Calculate cell’s chromaticity by using the spectrum of standard light source “C”.
Note (1) Light source is the BLU which supplied by CMI and driving voltage are based on suitable gamma voltages.
Note (2) Definition of Viewing Angle (θx, θy):
Viewing angles are measured by Autronic Conoscope Cono-80
θ
X-
= 90º
x-
6 o’clock
θ
y-
= 90º
y-
Normal
θx = θy = 0º
θy- θ
y+
θx
θx+
12 o’clock direction
y+
θ
y+
= 90º
x+
θ
X+
= 90º
Version 2.1 30 Date:::2 Sep 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
Note (3) Definition of Contrast Ratio (CR):
Time
The contrast ratio can be calculated by the following expression.
PRODUCT SPECIFICATION
Contrast Ratio (CR) =
L255: Luminance of gray level 255 L 0: Luminance of gray level 0 CR = CR (5), where CR (X) is corresponding to the Contrast Ratio of the point X at the figure in Note (5).
Note (4) Definition of Gray-to-Gray Switching Time:
100%
90%
Optical
Response
10%
0%
Gray to gray
switching time
L255 of Luminance Surface
L0 of Luminance Surface
Gray to gray
switching time
The driving signal means the signal of gray level 0, 124, 252, 380, 508, 636, 764, 892 and 1023. Gray to gray average time means the average switching time of gray level 0, 124, 252, 380, 508, 636, 764, 892 and 1023 to each other.
Note (5) Definition of White Variation (δW):
Measure the luminance of gray level 255 at 5 points δW = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]
Version 2.1 31 Date:::2 Sep 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
PRODUCT SPECIFICATION
D/4 D/2 3D/4
1 2
3 4
W
W/4
W/2
3W/4
Note (6) Definition of Transmittance (T%) :
Measure the luminance of gray level 255 at center point of LCD module.
Transmittance (T%) =
Horizontal Line
D
5
Active Area
unit backligh of Luminance
: Test Point
X
X=1 to 5
module LCD of Luminance
×
100%
Version 2.1 32 Date:::2 Sep 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
PRODUCT SPECIFICATION
8.PRECAUTIONS
8.1 ASSEMBLY AND HANDLING PRECAUTIONS
[ 1 ] Do not apply rough force such as bending or twisting to the module during assembly. [ 2 ] It is recommended to assemble or to install a module into the user’s system in clean working areas. The dust
and oil may cause electrical short or worsen the polarizer. [ 3 ] Do not apply pressure or impulse to the module to prevent the damage of LCD panel and Backlight. [ 4 ] Always follow the correct power-on sequence when the LCD module is turned on. This can prevent the
damage and latch-up of the CMOS LSI chips. [ 5 ] Do not plug in or pull out the I/F connector while the module is in operation. [ 6 ] Do not disassemble the module. [ 7 ] Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily
scratched. [ 8 ] Moisture can easily penetrate into LCD module and may cause the damage during operation. [ 9 ] When storing modules as spares for a long time, the following precaution is necessary.
[ 9.1 ] Do not leave the module in high temperature, and high humidity for a long time. It is highly
recommended to store the module with temperature from 0 to 35at normal humidity without condensation.
[ 9.2 ] The module shall be stored in dark place. Do not store the TFT-LCD module in direct sunlight or
fluorescent light.
[ 10 ] When ambient temperature is lower than 10ºC, the display quality might be reduced. For example, the
response time will become slow, and the starting voltage of CCFL will be higher than that of room
temperature.
8.2 SAFETY PRECAUTIONS
[ 1 ] The startup voltage of a Backlight is approximately 1000 Volts. It may cause an electrical shock while
assembling with the inverter. Do not disassemble the module or insert anything into the Backlight unit. [ 2 ] If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of
contact with hands, skin or clothes, it has to be washed away thoroughly with soap. [ 3 ] After the module’s end of life, it is not harmful in case of normal operation and storage.
Version 2.1 33 Date:::2 Sep 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
PRODUCT SPECIFICATION
9. DEFINITION OF LABELS
9.1 OPEN CELL LABEL
The barcode nameplate is pasted on each open cell as illustration for CMI internal contro
Figure.8-1 Serial No. Label on SPWB Model Name: V546H1-PS2 Revision: Rev. XX, for example: A0, A1… B1, B2… or C1, C2…etc. Serial ID: X X X X X X X Y M D L N N N N
V546H1 –PS2 Rev. XX
X X X X X X X Y M D L N N N N
Serial No.
Year, Month, Date
CMI Internal Use
Revision
Serial ID includes the information as below: Manufactured Date: Year: 2010=0, 2011=1,2012=2…etc. Month: 1~9, A~C, for Jan. ~ Dec. Day: 1~9, A~Y, for 1st to 31st, exclude I ,O, and U. Revision Code: Cover all the change Serial No.: Manufacturing sequence of product
CMI Internal Use
Version 2.1 34 Date:::2 Sep 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
PRODUCT SPECIFICATION
Figure.9-2 Panel ID Label on Cell
Panel ID Label includes the information as below: Panel ID: T X X X X X X X X X X X
TXXXXXXXXXXX
CMI Internal Use
FAB Line: 1~8, for Fab1~Fab8 TFT
Version 2.1 35 Date:::2 Sep 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
PRODUCT SPECIFICATION
9.2 CARTON LABEL
The barcode nameplate is pasted on each box as illustration, and its definitions are as following explanation.
(a) Model Name: V546H1– PS2 (b) Carton ID: X X X X X X X Y M D X X X X
P.O. NO.
Parts ID.
Model Name V546H1-PS2
Carton ID. Quantities XXXXXXXXXXXXXX
Made In Taiwan (Made In China)
CMI Internal Use
Serial ID includes the information as below: Manufactured Date: Year: 2010=0, 2011=1,2012=2…etc. Month: 1~9, A~C, for Jan. ~ Dec. Day: 1~9, A~Y, for 1st to 31st, exclude I ,O, and U. Revision Code: Cover all the change
(c) Quantities: 8
Year, Month, Date
CMI Internal Use
Revision
CMI Internal Use
Version 2.1 36 Date:::2 Sep 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
10. Packaging
10.1 PACKING SPECIFICATIONS
(1) 6 LCD TV Panels / 1 Box (2) Box dimensions : 1454 (L) X 994 (W) X 210 (H) (3) Weight : approximately 42Kg ( 6 panels per box)
10.2 PACKING METHOD
Figures 9-1 and 9-2 are the packing method
PRODUCT SPECIFICATION
Version 2.1 37 Date:::2 Sep 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
Figure.10-1 packing method
PRODUCT SPECIFICATION
Version 2.1 38 Date:::2 Sep 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
Uses A or the B pallet.
PRODUCT SPECIFICATION
Type A Type B
Figure. 10-2 Packing method
Version 2.1 39 Date:::2 Sep 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
11. MECHANICAL CHARACTERISTIC
PRODUCT SPECIFICATION
Version 2.1 40 Date:::2 Sep 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
PRODUCT SPECIFICATION
Version 2.1 41 Date:::2 Sep 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
PRODUCT SPECIFICATION
Appendix A Local Dimming demo function
A.1 I2C address and write command Device address: 0xC2 Register address: 0x01 Command data: 0x00: Local Dimming demo mode OFF (Note 1) 0x01: Local Dimming demo mode ON (Demo in right half screen) (Note 2)
Device Address Register Address
START
11000010
(0xC2)
Note 1: Local Dimming demo OFF
ACK
00000001
(0x01)
ACK
Command Data
00000001
(0x01)
ACK
STOP
Note 2: Local Dimming demo ON
Version 2.1 42 Date:::2 Sep 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
A.2 I2C timing
PRODUCT SPECIFICATION
Symbol Parameter Min. Max.
t t t
t t
Start setup time 250
SU-STA
Start hold time 250
HD-STA
Data setup time 80 - ns
SU-DAT
Data hold time 0 - ns
HD-DAT
SU-STO
Stop setup time 250
- ns
- ns
- ns
Unit
Time between Stop condition and
t
BUF
next Start condition
500
- ns
Version 2.1 43 Date:::2 Sep 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
Loading...