CHIMEI INNOLUX V460H1-LS2 Specification

Global LCD Panel Exchange Center

N

MODEL NO.: V460H1

www.panelook.com

PRODUCT SPECIFICATION

ϭTentative Specification ϭPreliminary Specification ϮApproval Specification

SUFFIX: LS2

Customer:

APPROVED BY SIGNATURE

ame / Title

Note

Please return 1 copy for your confirmation with your signature and comments.

Approved By Checked By Prepared By

Chao-Chun Chung Ken Wu John Yen

Version 2.2 1 DateΚΚΚΚ28. Apr. 2011

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

PRODUCT SPECIFICATION

CONTENTS

1. GENERAL DESCRIPTION..........................................................................................................................................5

1.1 OVERVIEW....................................................................................................................................................... 5

1.2 FEATURES....................................................................................................................................................... 5

1.3 APPLICATION .................................................................................................................................................. 5

1.4 GENERAL SPECIFICATI0NS .......................................................................................................................... 5

1.5 MECHANICAL SPECIFICATIONS ................................................................................................................... 6

2. ABSOLUTE MAXIMUM RATINGS..............................................................................................................................7

2.1 ABSOLUTE RATINGS OF ENVIRONMENT.................................................................................................... 7

2.2 PACKAGE STORAGE...................................................................................................................................... 8

2.3 ELECTRICAL ABSOLUTE RATINGS .............................................................................................................. 8

3. ELECTRICAL CHARACTERISTICS...........................................................................................................................9

3.1 TFT LCD MODULE .......................................................................................................................................... 9

3.2 BACKLIGHT CONVERTER UNIT .................................................................................................................. 12

4. BLOCK DIAGRAM OF INTERFACE ........................................................................................................................16

4.1 TFT LCD MODULE ........................................................................................................................................ 16

5. INTERFACE PIN CONNECTION ..............................................................................................................................17

5.1 TFT LCD MODULE ........................................................................................................................................ 17

5.2 BACKLIGHT UNIT ......................................................................................................................................... 23

5.3 CONVERTER UNIT ........................................................................................................................................ 23

5.4 BLOCK DIAGRAM OF INTERFACE.............................................................................................................. 25

5.5 LVDS INTERFACE ......................................................................................................................................... 27

5.6 COLOR DATA INPUT ASSIGNMENT ............................................................................................................ 28

6. INTERFACE TIMING.................................................................................................................................................30

6.1 INPUT SIGNAL TIMING SPECIFICATIONS .................................................................................................. 30

6.2 POWER ON/OFF SEQUENCE....................................................................................................................... 34

7. OPTICAL CHARACTERISTICS................................................................................................................................36

7.1 TEST CONDITIONS ....................................................................................................................................... 36

7.2 OPTICAL SPECIFICATIONS ......................................................................................................................... 37

8. DEFINITION OF LABELS.........................................................................................................................................44

8.1 CMI MODULE LABEL.................................................................................................................................... 44

9. PACKAGING.............................................................................................................................................................45

9.1 PACKING SPECIFICATIONS......................................................................................................................... 45

9.2 PACKING METHOD ....................................................................................................................................... 45

10. INTERNATIONAL STANDARD...............................................................................................................................47

10.1 Safety ........................................................................................................................................................... 47

10.2 EMC .............................................................................................................................................................. 47

11. PRECAUTIONS.......................................................................................................................................................48

Version 2.2 2 DateΚΚΚΚ28. Apr. 2011

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

PRODUCT SPECIFICATION

11.1 ASSEMBLY AND HANDLING PRECAUTIONS ........................................................................................... 48

11.2 SAFETY PRECAUTIONS ............................................................................................................................. 48

12. MECHANICAL CHARACTERISTICS .....................................................................................................................49

Version 2.2 3 DateΚΚΚΚ28. Apr. 2011

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

Version Date Page(New) Section Description

www.panelook.com

PRODUCT SPECIFICATION

REVISION HISTORY

Ver.2.0

Ver.2.1

Ver.2.2

Mar. 04,2011

Mar. 31,2011

Apr. 28, 2011

All

37

50

All

7.2

12

The approval specification was first issued.

Center Luminance of WhiteϐMinϑModify from 350 to 320.

Modify alignment pin and mounting hole of 1 position.

Version 2.2 4 DateΚΚΚΚ28. Apr. 2011

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

1. GENERAL DESCRIPTION

1.1 OVERVIEW

V460H1- LS2 is a 46” TFT Liquid Crystal Display module with LED Backlight and 4ch-LVDS interface. This

module supports 1920 x 1080 Full HDTV format and can display 1.07G colors ( 8-bit+FRC). The converter

module for backlight is built-in.

1.2 FEATURES

-High brightness (400 nits)

- Ultra-high contrast ratio (6000:1)

- Faster response time

- High color saturation NTSC (72%)

- Ultra wide viewing angle : 176(H)/176(V) (CR≥20) with Super MVA technology

www.panelook.com

PRODUCT SPECIFICATION

- DE (Data Enable) only mode

- LVDS (Low Voltage Differential Signaling) interface

- Low color shift function

- RoHs compliance

1.3 APPLICATION

- TFT LCD TVs

- Multi-Media Display

1.4 GENERAL SPECIFICATI0NS

Item Specification Unit Note

Active Area 1018.08(H) x 572.67(V) (46” diagonal) mm

Bezel Opening Area 1024.9(H) x 579.3(V) mm

Driver Element a-si TFT active matrix - -

Pixel Number 1920 x R.G.B. x 1080 pixel -

Pixel Pitch(Sub Pixel) 0.17675(H) x 0.53025(V) mm -

(1)

Pixel Arrangement RGB vertical stripe - -

Display Colors 1.073G color -

Display Operation Mode Transmissive mode / Normally Black - -

Surface Treatment Anti-Glare coating (Haze 11%) - (2)

Note (1) Please refer to the attached drawings in chapter 9 for more information about the front and back outlines.

Note (2) The spec. of the surface treatment is temporarily for this phase. CMI reserves the rights to change this feature.

Version 2.2 5 DateΚΚΚΚ28. Apr. 2011

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

1.5 MECHANICAL SPECIFICATIONS

Item Min. Typ. Max. Unit Note

Horizontal(H) 1055.9 1056.9 1057.9 mm (1)

Module Size

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

Vertical(V) 611.3 612.3 613.3 mm (1) Depth(D) 15.2 16.2 17.2 mm Depth(D) 22.6 23.6 24.6 mm To converter cover

Weight 9500 g

www.panelook.com

PRODUCT SPECIFICATION

Version 2.2 6 DateΚΚΚΚ28. Apr. 2011

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

2. ABSOLUTE MAXIMUM RATINGS

2.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item Symbol

Storage Temperature TST -20 +60 ºC (1) Operating Ambient Temperature T Shock (Non-Operating) S Vibration (Non-Operating) V

Note (1) Temperature and relative humidity range is shown in the figure below.

(a) 90 %RH Max. (Ta Љ 40 ºC).

(b) Wet-bulb temperature should be 39 ºC Max. (Ta > 40 ºC).

(c) No condensation.

Note (2) The maximum operating temperature is based on the test condition that the surface temperature of

display area is less than or equal to 65 ºC with LCD module alone in a temperature controlled chamber.

www.panelook.com

PRODUCT SPECIFICATION

Value

Min. Max.

OP

- 35 G (3), (5)

NOP

- 1.0 G (4), (5)

NOP

0 +50 ºC (1), (2)

Unit Note

Thermal management should be considered in final product design to prevent the surface temperature of

display area from being over 65 ºC. The range of operating temperature may degrade in case of improper

thermal management in final product design.

Note (3) 11 ms, half sine wave, 1 time for ± X, ± Y, ± Z.

Note (4) 10 ~ 200 Hz, 10 min, 1 time each X, Y, Z.

Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so

that the module would not be twisted or bent by the fixture.

Relative Humidity (%RH)

100

90

80

60

Operating Range

40

20

10

Storage Range

8060-20 40020-40

Temperature (ºC)

Version 2.2 7 DateΚΚΚΚ28. Apr. 2011

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

2.2 PACKAGE STORAGE

When storing modules as spares for a long time, the following precaution is necessary.

(a) Do not leave the module in high temperature, and high humidity for a long time. It is highly recommended to

store the module with temperature from 0 to 35 at normal humidity without condensation.к

(b)The module shall be stored in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent

light.

2.3 ELECTRICAL ABSOLUTE RATINGS

2.3.1 TFT LCD MODULE

Item Symbol

Power Supply Voltage Vcc -0.3 13.5 V Input Signal Voltage VIN -0.3 3.6 V

www.panelook.com

PRODUCT SPECIFICATION

Value

Min. Max.

Unit Note

2.3.2 BACKLIGHT UNIT

Item Symbol

Light Bar Voltage VW Ta = 2 5 к - - 60 V

Converter Input Voltage VBL - 0 - 30 V

Control Signal Level - - -0.3 - 7 V

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Functional operation

should be restricted to the conditions described under normal operating conditions.

Note (2) No moisture condensation or freezing.

Note (3) The control signals include On/Off Control and External PWM Control.

Te st

Condition

Min. Type Max. Unit Note

RMS

3D Mode

Version 2.2 8 DateΚΚΚΚ28. Apr. 2011

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

3. ELECTRICAL CHARACTERISTICS

www.panelook.com

PRODUCT SPECIFICATION

3.1 TFT LCD MODULE

Ta = 25 ± 2 ºC

Parameter Symbol

Power Supply Voltage V

Rush Current I

White Pattern - 6.6 7.8 W

Power

Consumption

Horizontal

Stripe

Black Pattern - 6.36 7.44 W

White Pattern - - 0.55 0.65 A

Power

Horizontal

Supply

Stripe

Current

Black Pattern - - 0.53 0.62 A

Differential Input High Threshold

V

Voltage Differential

LVDS

interface

Input Low Threshold Voltage

Common Input

V

Voltage

Differential input voltage

Terminating

Resistor

Value

Unit Note

Min. Typ. Max.

CC

RUSH

10.8 12 13.2 V (1)

- - 4.9 A (2)

- 14.4 16.8 W

- - 1.2 1.4 A

+100 - - mV

LVT H

LVT L

V

CM

| 200 - 600 mV

|V

ID

R

T

- - -100 mV

1.0 1.2 1.4 V

- 100 - ohm

(3)

(4)

Input High

2.7 - 3.3 V

0 - 0.7 V

CMOS

interface

Threshold

Voltage

Input Low

Threshold

V

IH

V

IL

Voltage

Note (1) The module should be always operated within above ranges.

Note (2) Measurement Conditions:

Version 2.2 9 DateΚΚΚΚ28. Apr. 2011

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

PRODUCT SPECIFICATION

(Low to H igh ) Control Signal

SW

+12 V

R1

1k

Vcc

Q1 Si4485DY

Fuse

VR1

47k

R2

1k

Q2

2N7002

C1

0.01uF

(LCD Module Input)

C3

1uF

GND

Vcc rising time is 470us

Vcc

0.9Vcc

0.1Vcc

470us

Version 2.2 10 DateΚΚΚΚ28. Apr. 2011

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

b

Note (3) The specified power consumption and power supply current is under the conditions at Vcc = 12 V, Ta =

www.panelook.com

PRODUCT SPECIFICATION

25 ± 2 ºC, f

= 120 Hz, whereas a power dissipation check pattern below is displayed.

v

a. White Pattern

Active Area

c. Horizontal Stripe Pattern

. Black Pattern

Active Area

Note (4) The LVDS input characteristics are as follows:

Version 2.2 11 DateΚΚΚΚ28. Apr. 2011

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

3.2 BACKLIGHT CONVERTER UNIT

3.2.1 LED LIGHT BAR CHARACTERISTICS (Ta = 25 ± 2 ºC)

The backlight unit contains 2pcs light bar.

www.panelook.com

PRODUCT SPECIFICATION

Parameter Symbol

Unit Note

Min. Typ. Max.

Value

Total Current (16 String) If

I

L(2D)

- 2080 2204.8

- 130 137.8

mA

One String Current

I

L(3D)

LED Forward Voltage V

One String Voltage V

One String Voltage Variation

ϦV

Life time -

f

W

- 390 413.4

mApeak 3D ENA=ON

3.0 - 3.75

30 - 37.5

-- 2

30,000 - -

I

V

DC

I

V

DC

=130mA

L

=130mA

L

V

Hrs (1)

Note (1) The lifetime is defined as the time which luminance of the LED decays to 50% compared to the

initial value, Operating condition: Continuous operating at Ta = 252к, I

3.2.2 CONVERTER CHARACTERISTICS (Ta = 25 ± 2 ºC)

Value

Parameter Symbol

Min. Typ. Max.

Power Consumption

P

BL(2D)

BL(3D)

-

(78) (90)

(62) (72)

=130mA

L

Unit Note

(1), (2)

W

IL = 130 mA

(1), (2)

W

IL=3*typ.

Converter Input Voltage VBL 22.8 24.0 25.2 VDC

I

- (3.25) (3.75) A Non Dimming

BL(2D)

Converter Input Current

- (2.58) (3.0) A

I

BL(3D)

VBL=22.8V,(IL=typ.)

I

-

R(2D)

- (5.06)

Apeak

(3), (6)

Input Inrush Current

=22.8V,(IL=3*typ.)

V

BL

(3), (6)

(5)

(4), (5)

Dimming Frequency

Minimum Duty Ratio

- - (9.34) Apeak

I

R(3D)

FB 150 160 170 Hz

DMIN 5 10 - %

Note (1) The power supply capacity should be higher than the total converter power consumption P

. Since

BL

the pulse width modulation (PWM) mode was applied for backlight dimming, the driving current

changed as PWM duty on and off. The transient response of power supply should be considered for

the changing loading when converter dimming.

Version 2.2 12 DateΚΚΚΚ28. Apr. 2011

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

PRODUCT SPECIFICATION

Note (2) The measurement condition of Max. value is based on 46” backlight unit under input voltage 24V,

average LED current 137.8 mA at 2D Mode (LED current 413.4 mA

hour later.

Note (3) For input inrush current measure, the VBL rising time from 10% to 90% is about 30ms.

Note (4) 5% minimum duty ratio is only valid for electrical operation.

Note (5) FB and DMIN are available only at 2D Mode.

Note (6) Below diagram is only for power supply design reference.

Test Condition: VBL=22.8V, IL=130mA at 2D Mode/ IL=(390)mApeak at 3D Mode

Iin(A)

CurrentΚ9.34A

at 3D Mode) and lighting 1

peak

2D Mode

CurrentΚ5.06A

3D Mode

CurrentΚ4.0 A

CurrentΚ3.75A

T1 T2 Time (m)

200 ms

Mode Change

2D ->

3D

T2

Duty 20%

Dimming Freq.

200 ms

!

Version 2.2 13 DateΚΚΚΚ28. Apr. 2011

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

3.2.3 CONVERTER INTERFACE CHARACTERISTICS

PRODUCT SPECIFICATION

Parameter Symbol

ON

On/Off Control Voltage

OFF

External PWM Control

Voltage

Error Signal ERR

VBL Rising Time Tr1

Control Signal Rising Time Tr

Control Signal Falling Time Tf

PWM Signal Rising Time TPWMR

PWM Signal Falling Time TPWMF

HI

LO

VBLON

VEPWM

0

30

Value

Ё

ЁЁ

5.0 V

0.8 V

5.25 V Duty on

0.8 V Duty off

100 ms

50 us

Unit Note

ms 10%-90%V

Te st

Condition

Ё

ЁЁЁЁЁ

Ё

ЁЁЁ

Min. Typ. Max.

2.0

2.0 (5), (6)

Abnormal: Open

collector

Normal: GND

(4)

BL

(6)

Input Impedance Rin

PWM Delay Time TPWM

T

BLON Delay Time

BLON Off Time Toff

Note (1) The Dimming signal should be valid before backlight turns on by BLON signal. It is inhibited to

change the external PWM signal during backlight turn on period.

Note (2) The power sequence and control signal timing are shown in the Fig.1. For a certain reason, the

converter has a possibility to be damaged with wrong power sequence and control signal timing.

Note (3) While system is turned ON or OFF, the power sequences must follow as below descriptions:

Turn ON sequence: VBL → PWM signal → BLON

Turn OFF sequence: BLOFF → PWM signal → VBL

Note (4) When converter protective function is triggered, ERR will output open collector status.

Note (5) The EPWM interface that inserts a pull up resistor to 5V in Max Duty (100%), please refers to Fig.2.

Note (6) EPWM is available only at 2D Mode.

on

T

on1

Ё

1

100

300

ЁЁ

MΩ

ms (6)

ms

EPWM, BLON

Version 2.2 14 DateΚΚΚΚ28. Apr. 2011

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

PRODUCT SPECIFICATION

V

BL

V

BLON

EPWM

Tr1

%/

9

9

%/

2.0V

0.8V

2.0V

0.8V

Ton

T

Backlight on duration

Tr

Ext. Dimming Function

PWMR

T

PWM

T

Ton1

Tf

PWMF

Floating

0

Toff

V

W

External

PWM

Period

External

PWM Duty

100%

Fig. 1

5V +/- 5%

10kӨӨӨӨ

EPWM

Dimming

Circuit

>1MӨӨӨӨ

Fig. 2

Version 2.2 15 DateΚΚΚΚ28. Apr. 2011

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

4. BLOCK DIAGRAM OF INTERFACE

4.1 TFT LCD MODULE

CNF2:187060-41221,P-TWO

CH3_0(+/-) CH3_1(+/-) CH3_2(+/-) CH3_3(+/-) CH3_4(+/-) CH3_CLK(+/-)

INPUT CONNECTOR

or equivalent

www.panelook.com

PRODUCT SPECIFICATION

SCAN DRIVER

CH4_0(+/-) CH4_1(+/-) CH4_2(+/-) CH4_3(+/-) CH4_4(+/-)

CH1_0(+/-) CH1_1(+/-) CH1_2(+/-) CH1_3(+/-) CH1_4(+/-) CH1_CLK(+/-)

CH2_0(+/-) CH2_1(+/-) CH2_2(+/-) CH2_3(+/-) CH2_4(+/-) CH2_CLK(+/-)

SELLVDS

2D/3D

L/R_O

L/R

LD_EN

SCN EN

SCL SDA

VCC GND

-

TIMING

CONTROLLER

CNF1:187059-51221,P-TWO,

INPUT CONNECTOR

or equivalent

DC/DC CONVERTER

& REFERENCE

TFT LCD PANEL

(1920x3x1080)

DATA DRIVER

VOLTAGE

L/R_O

OUTPUT CONNECTOR

CN6:LM123S-010-H-TF1-3

or equivalent

VB

GND

ERR

E_PWM

BLON

CONVERTER CONNECTOR

CN1: CI0114M1HR0-LA

(CvilLux)

CN2-CN3: 196388-12041-3 (P-TWO)

BACKLIGHT UNIT

Version 2.2 16 DateΚΚΚΚ28. Apr. 2011

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

5. INTERFACE PIN CONNECTION

5.1 TFT LCD MODULE

CNF1 Connector Pin Assignment: (187059-51221(P-TWO) or equivalent)

Pin Name Description Note

1 N.C. No Connection (1)

2

SCL

3

SDA

EEPROM Serial Clock (for

EEPROM Serial Data (for

www.panelook.com

PRODUCT SPECIFICATION

local dimming demo function)

(11)

local dimming demo function)

4 N.C. No Connection

5 L/R_O Output signal for Left Right Glasses control

6 N.C. No Connection (1)

7 SELLVDS LVDS Data Format Selection (2)(7)

8 N.C. No Connection

9 N.C. No Connection

10 N.C. No Connection

11 GND Ground

12 CH1[0]- First pixel Negative LVDS differential data input. Pair 0

13 CH1[0]+ First pixel Positive LVDS differential data input. Pair 0

14 CH1[1]- First pixel Negative LVDS differential data input. Pair 1

15 CH1[1]+ First pixel Positive LVDS differential data input. Pair 1

16 CH1[2]- First pixel Negative LVDS differential data input. Pair 2

17 CH1[2]+ First pixel Positive LVDS differential data input. Pair 2

(1)

(10)

(1)

(9)

18 GND Ground

19 CH1CLK- First pixel Negative LVDS differential clock input.

(9)

20 CH1CLK+ First pixel Positive LVDS differential clock input.

21 GND Ground

22 CH1[3]- First pixel Negative LVDS differential data input. Pair 3

23 CH1[3]+ First pixel Positive LVDS differential data input. Pair 3

(9)

24 CH1[4]- First pixel Negative LVDS differential data input. Pair 4

25 CH1[4]+ First pixel Positive LVDS differential data input. Pair 4

26 2D/3D Input signal for 2D/3D Mode Selection (3)(6)(8)

27 L/R Input signal for Left Right eye frame synchronous (4)(8)

Version 2.2 17 DateΚΚΚΚ28. Apr. 2011

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

28 CH2[0]- Second pixel Negative LVDS differential data input. Pair 0

29 CH2[0]+ Second pixel Positive LVDS differential data input. Pair 0

30 CH2[1]- Second pixel Negative LVDS differential data input. Pair 1

31 CH2[1]+ Second pixel Positive LVDS differential data input. Pair 1

32 CH2[2]- Second pixel Negative LVDS differential data input. Pair 2

33 CH2[2]+ Second pixel Positive LVDS differential data input. Pair 2

34 GND Ground

35 CH2CLK- Second pixel Negative LVDS differential clock input.

36 CH2CLK+ Second pixel Positive LVDS differential clock input.

37 GND Ground

www.panelook.com

PRODUCT SPECIFICATION

(9)

38 CH2[3]- Second pixel Negative LVDS differential data input. Pair 3

39 CH2[3]+ Second pixel Positive LVDS differential data input. Pair 3

(9)

40 CH2[4]- Second pixel Negative LVDS differential data input. Pair 4

41 CH2[4]+ Second pixel Positive LVDS differential data input. Pair 4

42 LD_EN Input signal for Local Dimming Enable (5)(8)

43 SCN_EN Input signal for Scanning Enable (6)(8)

44 GND Ground

45 GND Ground

46 GND Ground

47 N.C. No Connection (1)

48 VCC +12V power supply

49 VCC +12V power supply

50 VCC +12V power supply

51 VCC +12V power supply

Version 2.2 18 DateΚΚΚΚ28. Apr. 2011

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

PRODUCT SPECIFICATION

CNF2 Connector Pin Assignment (187060-41221(P-TWO) or equivalent)

Pin Name Description Note

1 N.C. No Connection

2 N.C. No Connection

3 N.C. No Connection

4 N.C. No Connection

5 N.C. No Connection

6 N.C. No Connection

7 N.C. No Connection

8 N.C. No Connection

(1)

9 GND Ground

10 CH3[0]- Third pixel Negative LVDS differential data input. Pair 0

11 CH3[0]+ Third pixel Positive LVDS differential data input. Pair 0

12 CH3[1]- Third pixel Negative LVDS differential data input. Pair 1

13 CH3[1]+ Third pixel Positive LVDS differential data input. Pair 1

14 CH3[2]- Third pixel Negative LVDS differential data input. Pair 2

15 CH3[2]+ Third pixel Positive LVDS differential data input. Pair 2

16 GND Ground

17 CH3CLK- Third pixel Negative LVDS differential clock input.

18 CH3CLK+ Third pixel Positive LVDS differential clock input.

19 GND Ground

20 CH3[3]- Third pixel Negative LVDS differential data input. Pair 3

21 CH3[3]+ Third pixel Positive LVDS differential data input. Pair 3

22 CH3[4]- Third pixel Negative LVDS differential data input. Pair 4

(9)

23 CH3[4]+ Third pixel Positive LVDS differential data input. Pair 4

24 GND Ground

25 GND Ground

26 CH4[0]- Fourth pixel Negative LVDS differential data input. Pair 0

27 CH4[0]+ Fourth pixel Positive LVDS differential data input. Pair 0

28 CH4[1]- Fourth pixel Negative LVDS differential data input. Pair 1

29 CH4[1]+ Fourth pixel Positive LVDS differential data input. Pair 1

Version 2.2 19 DateΚΚΚΚ28. Apr. 2011

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

(9)

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

PRODUCT SPECIFICATION

30 CH4[2]- Fourth pixel Negative LVDS differential data input. Pair 2

31 CH4[2]+ Fourth pixel Positive LVDS differential data input. Pair 2

32 GND Ground

33 CH4CLK- Fourth pixel Negative LVDS differential clock input.

34 CH4CLK+ Fourth pixel Positive LVDS differential clock input.

35 GND Ground

36 CH4[3]- Fourth pixel Negative LVDS differential data input. Pair 3

37 CH4[3]+ Fourth pixel Positive LVDS differential data input. Pair 3

38 CH4[4]- Fourth pixel Negative LVDS differential data input. Pair 4

39 CH4[4]+ Fourth pixel Positive LVDS differential data input. Pair 4

40 GND Ground

41 GND Ground

CN6 Connector Pin Assignment (LM123S-010-H-TF1-3 (UNE) or equivalent)

ʳ

(9)

1 N.C. No Connection

2 N.C. No Connection

3 N.C. No Connection

4 GND Ground

5 N.C. No Connection

6 L/R_O Output signal for Left Right Glasses control

7 N.C. No Connection

8 N.C. No Connection

9 N.C. No Connection

10 N.C. No Connection

Note (1) Reserved for internal use. Please leave it open.

Note (2) LVDS format selection.

L= Connect to GND, H=Connect to +3.3V or Open

SELLVDS Note

L JEIDA Format

H or Open VESA Format

(1)

(10)

(1)

Note (3) 2D/3D mode selection.

L= Connect to GND or Open, H=Connect to +3.3V

Version 2.2 20 DateΚΚΚΚ28. Apr. 2011

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

g

2D/3D Note

L or Open 2D Mode

H3D Mode

Note (4) Input signal for Left Right eye frame synchronous

www.panelook.com

PRODUCT SPECIFICATION

V

Note (5) Local dimming enable selection.

Note (6) Scanning enable selection.

=0~0.8 V, VIH=2.0~3.3 V

IL

L/R Note

LRi

H Left synchronous signal

L= Connect to GND or Open, H=Connect to +3.3V

LD_EN Note

L or Open Local Dimming Disable

H Local Dimming Enable

L= Connect to GND or Open, H=Connect to +3.3V

SCN_EN Note

L or Open Scanning Disable

H Scanning Enable

ht synchronous signal

Note (7) SELLVDS signal pin connected to the LCM side has the following diagram.

R1 in the system side should be less than 1K Ohm. (R1 < 1K Ohm)

Version 2.2 21 DateΚΚΚΚ28. Apr. 2011

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

g

Note (8) 2D/3D, L/R, LD_EN and SCN_EN signal pin connected to the LCM side has the following diagram.

R1 in the system side should be less than 1K Ohm. (R1 < 1K Ohm)

www.panelook.com

PRODUCT SPECIFICATION

Note (9) LVDS 4-port Data Mapping

Port Channel of LVDS Data Stream

1st Port First Pixel 1, 5, 9, ……1913, 1917

2nd Port Second Pixel 2, 6, 10, ….1914, 1918

3rd Port Third Pixel 3, 7, 11, ….1915, 1919

4th Port Fourth Pixel 4, 8, 12, ….1916, 1920

Note (10) The definition of L/R_O signal as follows

L= 0V , H= +3.3V

L/R_O Note

LRi

H Left glass turn on

Note (11) Please reference Appendix A

ht glass turn on

Version 2.2 22 DateΚΚΚΚ28. Apr. 2011

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

PRODUCT SPECIFICATION

5.2 BACKLIGHT UNIT

The pin configuration for the housing and leader wire is shown in the table below.

CN1-CN2 (Housing): 196388-12041-3 (P-TWO) or equivalent

Pin № Symbol Feature

1

2 VLED-

3 VLED-

4 VLED-

5 VLED-

6 VLED-

7 VLED-

8 VLED-

9 NC

10 NC

11 VLED+

12 VLED+

5.3 CONVERTER UNIT

CN1(Header): CI0114M1HR0-LA (CvilLux)

Pin № Symbol Feature

VLED-

Negative of LED String

No Connection

Positive of LED String

1

2

3

4

5

6

7

8

9

10

11

12 BLON BL ON/OFF

13 NC NC

14

VBL +24V

GND GND

Normal (GND)

ERR

E_PWM

Abnormal (Open

collector)

External PWM

Control

Version 2.2 23 DateΚΚΚΚ28. Apr. 2011

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

Notice 1. If Pin14 is open, E_PWM is 100% duty.

CN2-CN3 : 196388-12041-3 (P-TWO) or equivalent

Pin № Symbol Feature

www.panelook.com

PRODUCT SPECIFICATION

1

2 VLED-

3 VLED-

4 VLED-

5 VLED-

6 VLED-

7 VLED-

8 VLED-

9 NC

10 NC

11 VLED+

12 VLED+

VLED-

Negative of LED String

No Connection

Positive of LED String

Version 2.2 24 DateΚΚΚΚ28. Apr. 2011

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

5.4 BLOCK DIAGRAM OF INTERFACE

www.panelook.com

PRODUCT SPECIFICATION

ARx0 +

ARx0 -

ARx1 +

ARx1 -

ARx2 +

ARx2 -

ARx3 +

ARx3 -

ARx4 +

ARx4 -

ACLK +

ACLK -

51Ω

100pF

RxOUT

AR0 Ω AR9

AG0 Ω AG9

AB0 Ω AB9

DE

PLL

BRx0 +

BRx0 -

BRx1 +

BRx1 -

BRx2 +

BRx2 -

BRx3 +

BRx3 -

BRx4 +

BRx4 -

BCLK +

BCLK -

51Ω

100pF

PLL

BR0 Ω BR9

BG0 Ω BG9

BB0 Ω BB9

DCLK

DCLK Timing Controller

LVDS Receiver (MASTER)

LVDS INPUT

Version 2.2 25 DateΚΚΚΚ28. Apr. 2011

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

AR0~AR9: First pixel R data

AG0~AG9: First pixel G data

AB0~AB9: First pixel B data

BR0~BR9: Second pixel R data

BG0~BG9: Second pixel G data

BB0~BB9: Second pixel B data

DE: Data enable signal

DCLK: Data clock signal

The third and fourth pixel are followed the same rules.

CR0~CR9: Third pixel R data

CG0~CG9: Third pixel G data

www.panelook.com

PRODUCT SPECIFICATION

CB0~CB9: Third pixel B data

DR0~DR9: Fourth pixel R data

DG0~DG9: Fourth pixel G data

DB0~DB9: Fourth pixel B data

Note (1) A ~ D channel are first, second, third and fourth pixel respectively.

Note (2) The system must have the transmitter to drive the module.

Note (3) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it is

used differentially.

Version 2.2 26 DateΚΚΚΚ28. Apr. 2011

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

5.5 LVDS INTERFACE

JEIDA Format : SELLVDS = L

VESA Format : SELLVDS = H or Open

VESA Format

www.panelook.com

PRODUCT SPECIFICATION

Current Cycle

AR 0P

AR 0N

AR 1P

AR 1N

AR 2P

AR 2N

AR 3P

AR 3N

AR 4P AR 4N

JEIDA Format

AR 0P

AR 0N

AR 1P

AR 1N

AR0

AG1

AB2

AR6

AR4

AG5

AG0 AR5

AB1

DE VS HS AB5 AB4 AB3 AB2

REV AB7 AB6 AG7 AG6 AR7 AR6

REV AB9 AB8 AG9 AG8 AR9 AR8AR8 REV

AG4 AR7

AB5

AB0 AG5 AG4 AG3 AG2 AG1

AB4 AG7 AG6 AG5AG9 AG8

AR4 AR3 AR2 AR1 AR0

AR6 AR5 AR4AR9 AR8

AG0

AB1

DE

REV

AG4

AB5

AR 2P

AR 2N

AR 3P

AR 3N

AR 4P AR 4N

AR0~AR9: First Pixel R Data (9; MSB, 0; LSB)

AG0~AG9: First Pixel G Data (9; MSB, 0; LSB)

AB0~AB9: First Pixel B Data (9; MSB, 0; LSB)

DE : Data enable signal

DCLK : Data clock signal

RSV: Reserved

Version 2.2 27 DateΚΚΚΚ28. Apr. 2011

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

AB6

AR2

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

DE VS HS AB7 AB6AB9 AB8

REV AB3 AB2 AG3 AG2 AR3 AR2

REV AB1 AB0 AG1 AG0 AR1 AR0AR0 REV

DE

REV

www.panelook.com

Global LCD Panel Exchange Center

5.6 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 10-bit gray scale data input for the

color. The higher the binary input, the brighter the color. The table below provides the assignment of the color

versus data input.

www.panelook.com

PRODUCT SPECIFICATION

Data Signal

Basic

Colors

Gray

Scale

Of

Red

Color

Black

Red

Green

Blue

Cyan

Magenta

Yellow

White

Red (0) / Dark

Red (1)

Red (2)

:

Red (1021)

Red (1022)

Red Green Blue

R9 R8 R7 R6 R5 R4 R3 R2 R1 R0 G9 G8 G7 G6 G5 G4 G3 G2 G1 G0 B9 B8 B7 B6 B5 B4 B3 B2 B1 B0

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

:

;

:

1

0

1

0

1

0

:

0

:

0

1

0

1

0

:

0

Gray

Scale

Of

Green

Gray

Scale

Of

Blue

Red (1023)

Green (0) / Dark

Green (1)

Green (2)

:

Green (1021)

Green (1022)

Green (1023)

Blue (0) / Dark

Blue (1)

Blue (2)

:

Blue (1021)

0

1

0

1

0

1

0

:

0

1

0

1

0

1

0

1

0

:

0

1

0

:

1

0

:

0

:

1

0

:

0

1

0

1

0

:

1

0

1

Version 2.2 28 DateΚΚΚΚ28. Apr. 2011

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

PRODUCT SPECIFICATION

Blue (1022)

Blue (1023)

Note (1) 0: Low Level Voltage, 1: High Level Voltage

00000000000000000000000000000000000000001111111111111111110

1

Version 2.2 29 DateΚΚΚΚ28. Apr. 2011

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

PRODUCT SPECIFICATION

6. INTERFACE TIMING

6.1 INPUT SIGNAL TIMING SPECIFICATIONS (Ta = 25 ± 2 ºC)

The input signal timing specifications are shown as the following table and timing diagram.

Signal Item Symbol Min. Typ. Max. Unit Note

F

Frequency

clkin

(=1/TC)

60 74.25 80 MHz

LVDS

Input cycle to

cycle jitter

Receiver

Spread spectrum

Clock

modulation range

Spread spectrum

modulation frequency

LVDS

Setup Time Tlvsu 600 - - ps

Receiver

Data

Hold Time Tlvhd 600 - - ps

6.1.1 Timing spec for Frame Rate = 100Hz

Signal Item Symbol Min. Typ. Max. Unit Note

2D mode Fr5 94 100 106 Hz

Frame rate

3D mode F

Total Tv 1090 1350 1395 Th

Vertical

2D Mode

Display Tvd 1080 1080 1080 Th

- - 200 ps (3)

T

rcl

clkin_mo

F

d

F

SSM

F

-2% - F

clkin

+2% MHz

clkin

- - 200 KHz

100 100 100 Hz

r5

Tv=Tvd+Tvb

(4)

(5)

(7)

Ё

Active

Display

Blank Tvb 10 270 315 Th

Total Tv 1350 Th

Ё

Te rm

3D Mode

Display Tvd 1080 Th

(6)(8)

Blank Tvb 270 Th

Th=Thd+Thb

Ё

Th=Thd+Thb

Ё

Horizontal

Active

Display

Te rm

2D Mode

3D Mode

Total Th 520 550 670 Tc

Display Thd 480 480 480 Tc

Blank Thb 40 70 190 Tc

Total Th 520 550 670 Tc

Display Thd 480 480 480 Tc

Blank Thb 40 70 190 Tc

Version 2.2 30 DateΚΚΚΚ28. Apr. 2011

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

6.1.2 Timing spec for Frame Rate = 120Hz

Signal Item Symbol Min. Typ. Max. Unit Note

2D mode Fr6 114 120 126 Hz

Frame rate

3D mode F

www.panelook.com

PRODUCT SPECIFICATION

120 120 120 Hz

r6

(7)

Vertical

Active

Display

Te rm

Horizontal

Active

Display

Te rm

2D Mode

3D Mode

2D Mode

3D Mode

Total Tv 1090 1125 1395 Th

Display Tvd 1080 1080 1080 Th

Blank Tvb 10 45 315 Th

Total Tv 1125 Th

Display Tvd 1080 Th

Blank Tvb 45 Th

Total Th 520 550 670 Tc

Display Thd 480 480 480 Tc

Blank Thb 40 70 190 Tc

Total Th 520 550 670 Tc

Display Thd 480 480 480 Tc

Tv=Tvd+Tv

Ё

(6)(8)

Th=Thd+T

hb

Ё

Th=Thd+T

hb

Ё

b

Blank Thb 40 70 190 Tc

Note (1) Since the module is operated in DE only mode, Hsync and Vsync input signals should be set to low

logic level. Otherwise, this module would operate abnormally.

Note (2) Please make sure the range of pixel clock has follow the below equation:

F

clkin(max) Њ Fr6 Ѽ Tv Ѽ Th

Fr5 Ѽ Tv Ѽ Th Њ Fclkin(min)

ʳ

Ё

Version 2.2 31 DateΚΚΚΚ28. Apr. 2011

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

PRODUCT SPECIFICATION

INPUT SIGNAL TIMING DIAGRAM

Tv

DE

DCLK

DE

DAT

Th

Tvd

Tvb

Thd

Valid display data ( 480 clocks)

Note (3) The input clock cycle-to-cycle jitter is defined as below figures. Trcl = I T1 – TI

Version 2.2 32 DateΚΚΚΚ28. Apr. 2011

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

PRODUCT SPECIFICATION

Note (4) The SSCG (Spread spectrum clock generator) is defined as below figures.

Note (5) The LVDS timing diagram and setup/hold time is defined and showing as the following figures.

LVDS RECEIVER INTERFACE TIMING DIAGRAM

Tc

RXCLK+/-

RXn+/-

Tlvsu

Tlvhd

1T

3T

5T

7T

9T

11T

13T

14

Note (6) Please fix the Vertical timing (Vertical Total =1350 / Display =1080 / Blank = 270) in 100Hz 3D mode

and Vertical timing (Vertical Total =1125 / Display =1080 / Blank = 45) in 120Hz 3D mode

Note (7)In 3D mode, the set up Fr5 and Fr6 in Typ.!²4!I[!.In order to ensure that the electric function performance

to avoid no display symptom.(Except picture quality symptom.)

Note (8)In 3D mode, the set up Tv and Tvb in Typ.!²41.In order to ensure that the electric function performance to

avoid no display symptom.(Except picture quality symptom.)

Version 2.2 33 DateΚΚΚΚ28. Apr. 2011

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

14

www.panelook.com

Global LCD Panel Exchange Center

6.2 POWER ON/OFF SEQUENCE

6.2.1 POWER ON/OFF SEQUENCE(Ta = 25 ± 2 ºC)

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should be as the diagram

below.

www.panelook.com

PRODUCT SPECIFICATION

0V

0.5ЉЉЉЉT1ЉЉЉЉ10ms

0ЉЉЉЉT

500ms ЉЉЉЉT

LVDS Signals

0ЉЉЉЉT

2Љ

Љ50ms

ЉЉ

3Љ

Љ50ms

ЉЉ

4

0V

Power On

0ЉЉЉЉT7ЉЉЉЉT2

0ЉЉЉЉT8ЉЉЉЉT3

Option Signals (SELLVDS,2D/3D L/R,LD_EN

Backlight (Recommended)

500msЉЉЉЉT

100msЉЉЉЉT6

5

0.1VCC

T7

, SCN_EN)

0.1Vcc

T3T1

T2

50%

T4

T8

T5

6

T

Power ON/OFF Sequence

Version 2.2 34 DateΚΚΚΚ28. Apr. 2011

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

6.2.2 2D/3D MODE CHANGE SIGNAL SEQUENCE WITHOUT VCC TURN OFF AND TURN ON

VCC

www.panelook.com

PRODUCT SPECIFICATION

0.9VCC

0V

0.5ЉЉЉЉT1ЉЉЉЉ10ms

2Љ

0ЉЉЉЉT

Љ50ms

ЉЉ

LVDS Signals

0V

0Љ

ЉT7ЉЉЉЉT2

ЉЉ

0ЉЉЉЉT10ЉЉЉЉ10ms

2D/3D

0Љ

ЉT9ЉЉЉЉ10ms

ЉЉ

10ЉЉЉЉT12ЉЉЉЉ20ms

Scalar Black Pattern Insertion

0.1VCC

Power On

T7

T1

T2

Scalar send Black Pattern

T10

9

T

T12

Backlight ON/OFF 500msЉЉЉЉT 500msЉЉЉЉT11

5

T5

T11

Note (1) The supply voltage of the external system for the module input should follow the definition of Vcc.

Note (2) Apply the LED voltage within the LCD operation range. When the backlight turns on before the LCD

operation or the LCD turns off before the backlight turns off, the display may momentarily become

abnormal screen.

Note (3) In case of Vcc is in off level, please keep the level of input signals on the low or high impedance. If T2<0,

that maybe cause electrical overstress failure.

Note (4) T4 should be measured after the module has been fully discharged between power off and on period.

Note (5) Interface signal shall not be kept at high impedance when the power is on.

Version 2.2 35 DateΚΚΚΚ28. Apr. 2011

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

7. OPTICAL CHARACTERISTICS

7.1 TEST CONDITIONS

Item Symbol Value Unit

www.panelook.com

PRODUCT SPECIFICATION

Ambient Temperature Ta

Ambient Humidity Ha

Supply Voltage VCC 12 V

Input Signal According to typical value in "3. ELECTRICAL CHARACTERISTICS"

LED Current IL 130 mA

Vertical Frame Rate Fr 120 Hz

The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change during

measuring. In order to stabilize the luminance, the measurement should be executed after lighting backlight for 1

hour in a windless room.

25±2

50±10

oC

%RH

Version 2.2 36 DateΚΚΚΚ28. Apr. 2011

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

7.2 OPTICAL SPECIFICATIONS

The relative measurement methods of optical characteristics are shown in 7.2. The following items should be

measured under the test conditions described in 7.1 and stable environment shown in 7.1.

Item Symbol Condition Min. Typ. Max. Unit Note

Contrast Ratio CR 4500 6000 - - (2)

Response Time Gray to gray - 6 12 ms (3)

www.panelook.com

PRODUCT SPECIFICATION

Center Luminance of

White

White Variation

Cross Talk CT

Red

Green

Color

Chromaticity

Blue

L

2D 320 400 - cd/m

2D(scanning) - 280 - cd/m

C

3D - 55 - cd/m2 (8)

δW

2D - - 4 % (5)

3D-W - 4 - % (8)

3D-D - 11 - % (8)

θx=0°, θy =0°

Rx 0.644 -

Ry 0.326 -

Gx 0.288 -

Gy 0.629 -

Bx 0.154 -

By 0.049 -

Viewing angle

at normal direction

- - 1.3 - (6)

Typ.

-0.03

Typ.

+0.03

2

(4)

2

(4)

-

Wx 0.280 -

White

Wy

Correlated color temperature - 10000 - K -

Color

Gamut

Horizontal

Viewing

Angle

Vertical

Transmission direction of

the up polarizer

Version 2.2 37 DateΚΚΚΚ28. Apr. 2011

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

C.G.

θx+

θx-

θy+

θy-

Φ

up

- 72 - % NTSC

80 88 -

CR≥20

80 88 -

- - 90 - Deg. (7)

0.290

-

Deg. (1)

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

Note (1) Definition of Viewing Angle (θx, θy) :

Viewing angles are measured by Autronic Conoscope Cono-80

θx- = 90º

x-

www.panelook.com

PRODUCT SPECIFICATION

Normal

θx =θy = 0º

θy

θy-

θx−

+

12 o’clock

direction

θx+

6 o’clock

y-

θy- = 90º

Note (2) Definition of Contrast Ratio (CR) :

The contrast ratio can be calculated by the following expression.

Contrast Ratio (CR) =

L255: Luminance of gray level 255

L 0: Luminance of gray level 0

CR = CR (5), where CR (X) is corresponding to the Contrast Ratio of the point X at the figure in Note (6).

Note (3) Definition of Gray-to-Gray Switching Time:

100%

90%

x

+

θx+ = 90º

L255 of Luminance Surface

L0 of Luminance Surface

Optical

Response

10%

0%

Gray to gray

switching time

The driving signal means the signal of gray level 0, 124, 252, 380, 508, 636, 764, 892 and 1023.

Version 2.2 38 DateΚΚΚΚ28. Apr. 2011

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

Gray to gray

switching time

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Time

www.panelook.com

Global LCD Panel Exchange Center

Gray to gray average time means the average switching time of gray level 0, 124, 252, 380, 508, 636,

764, 892 and 1023 to each other.

www.panelook.com

PRODUCT SPECIFICATION

Definition of Response Time (T

100%

90%

Optical

Response

10%

0%

, TF):

R

Gray Level 255

Note (4) Definition of Luminance of White (L

Measure the luminance of gray level 255 at center point and 5 points

= L (5), where L (X) is corresponding to the luminance of the point X at the figure in Note (6).

L

C

Gray Level 255

Gray Level 0

T

R

):

C

T

F

Time

Version 2.2 39 DateΚΚΚΚ28. Apr. 2011

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

(

)

(

)

(

)

(

)

(

)

(

)

Note (5) Definition of Cross Talk (CT):

www.panelook.com

PRODUCT SPECIFICATION

CT = | Y

– YA | / YA× 100 (%)

B

Where:

= Luminance of measured location without gray level 0 pattern (cd/m2)

Y

A

= Luminance of measured location with gray level 0 pattern (cd/m2)

Y

B

(0, 0)

Active

Y

A, U

0, 0

(D/2,W/8)

(D/4,W/4

Gray 128

(D/8,W/2)

Y

A, L

Y

= Luminance of measured location without gray level 255 pattern (cd/m2)

Y

A

Y

= Luminance of measured location with gray level 255 pattern (cd/m2)

B

(D/2,7W/8)

A, D

Y

(7D/8,W/2)

A, R

D, W

(D/8,W/2)

Y

B, L

Active

Gray 0

Y

(D/2,W/8)

B, U

(3D/4,3W/4)

(D/2,7W/8)

Y

B, D

(7D/8,W/2)

Y

B, R

D, W

(0, 0)

Y

A, L

Active

Gray 128

(D/8,W/2)

Y

(D/2,W/8)

A, U

(D/2,7W/8)

Y

A, D

Y

(7D/8,W/2)

A, R

D, W

0, 0

Y

B, L

(D/4,W/4)

(D/8,W/2)

Active

Gray 255

Y

(D/2,W/8)

B, U

(3D/4,3W/4)

Y

(D/2,7W/8)

B, D

Y

(7D/8,W/2)

B, R

D, W

Version 2.2 40 DateΚΚΚΚ28. Apr. 2011

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

Note (6) Definition of White Variation (δW):

Measure the luminance of gray level 255 at 5 points

δW = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]

www.panelook.com

PRODUCT SPECIFICATION

Horizontal Line

D

D/4 D/2 3D/4

W/4

W/2

W

Vertical Line

12

X

5

34

Active Area

: Test Point

X=1 to 5

Version 2.2 41 DateΚΚΚΚ28. Apr. 2011

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

Note (7) This is a reference for designing the shutter glasses of 3D application. (VA)

Definition of the transmission direction of the up polarizer:

www.panelook.com

PRODUCT SPECIFICATION

x-

12 o’clock

direction

ӥ

up

6 o’clock

The transmission axis of the front polarizer of the shutter glasses should be parallel to this panel transmission

direction to get a maximum 3D mode luminance.

o

0

y-

ӥ=0o, x

+

o

90

Bottom

POL

Cell

LCD module

Up

Up POL

POL

o

90

Front

POL

Cell

back

back POL

POL

90

Front

Front POL

POL

o

Shutter glasses

Cell

back

back POL

POL

Version 2.2 42 DateΚΚΚΚ28. Apr. 2011

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

J

www.panelook.com

PRODUCT SPECIFICATION

Note(8) Definition of the 3D mode performance (measured under 3D mode, use CMI’s shutter glass):

a. Test pattern

Left eye image and right eye image are displayed alternated

WW

Left eye image: W255; Right eye image: W255

WB

Left eye image: W255; Right eye image: W0

BW

Left eye image: W0; Right eye image: W255

BB

Left eye image: W0; Right eye image: W0

b. Measurement setup

5LJKWH\H

5LJKWH\H

5LJKWH\H5LJKWH\H

VKXWWHU

VKXWWHUJODVV

VKXWWHU

Shutter glasses are well controlled under suitable timing, and measure the luminance of the center point of

the panel through the right eye glass. The transmittance of the glass should be larger than 40.0% under

3D mode operation.

ODVV

ODVVVKXWWHUJODVV



The luminance of the test pattern “WW”, denoted L(WW); the luminance of the test pattern ”WB”, denoted

L(WB); the luminance of the test pattern “BW”, denoted L(BW); the luminance of the test pattern “BB”,

denoted “L(BB)

c. Definition of the Center Luminance of White, Lc (3D) : L(WW)

)()(

BBLWBL

)3(

WDCT

d. Definition of the 3D mode white crosstalk, CT (3D-W) :

e. Definition of the 3D mode dark crosstalk, CT (3D-D) :

Version 2.2 43 DateΚΚΚΚ28. Apr. 2011

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

≡−

)3(

DDCT

≡−

−

)()(

BBLWWL

−

)()(

BWLWWL

−

)()(

BBLWWL

−

www.panelook.com

Global LCD Panel Exchange Center

N

8. DEFINITION OF LABELS

8.1 CMI MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.

www.panelook.com

PRODUCT SPECIFICATION

V460H1 –LS2 Rev. XX

X X X X X X X Y M D L N N N

V460H1 –LS2 Rev. XX

X X X X X X X Y M D L N N N

(a) Model Name: V460H1-LS2

(b) Revision: Rev. XX, for example: A0, A1… B1, B2… or C1, C2…etc.

(c) Serial ID: X X X X X X X Y M D L N N N N

Serial No.

Product Line

MADE IN TAIWAN

GEMN

RoHS

MADE IN CHINA

LEOO(or CAPG or CANO)

Year, Month, Date

CMO Internal Use

Serial ID includes the information as below:

(a) Manufactured Date: Year: 2001=1, 2002=2, 2003=3, 2004=4….2010=0, 2011=1, 2012=2....

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1

(b) Revision Code: Cover all the change

(c) Serial No.: Manufacturing sequence of product

(d) Product Line: 1 -> Line1, 2 -> Line 2, …etc.

Version 2.2 44 DateΚΚΚΚ28. Apr. 2011

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

Revision

CMO Internal Use

st

to 31st, exclude I ,O, and U.

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

9. PACKAGING

9.1 PACKING SPECIFICATIONS

(1) 5 LCD TV modules / 1 Box

(2) Box dimensions : 1175(L)x282(W)x710(H)mm

(3) Weight : Approx. 58 Kg(5 modules per carton)

9.2 PACKING METHOD

Figures 9-1 and 9-2 are the packing method

www.panelook.com

PRODUCT SPECIFICATION

Figure.9-1 packing method

Version 2.2 45 DateΚΚΚΚ28. Apr. 2011

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

PRODUCT SPECIFICATION

Figure.9-2 packing method

Figure.10-2 packing method

Version 2.2 46 DateΚΚΚΚ28. Apr. 2011

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

10. INTERNATIONAL STANDARD

10.1 Safety

(1) UL 60950-1, UL 60065: Standard for Safety of Information Technology Equipment Including electrical

Business Equipment.

(2) IEC 60950-1:2005, IEC 60065:2001+ A1:2005 ; Standard for Safety of International Electrotechnical

Commission.

(3) EN 60950-1:2006+ A11:2009, EN60065:2002 + A1:2006 + A11:2008; European Committee for

Electrotechnical Standardization (CENELEC), EUROPEAN STANDARD for Safety of Information

Technology Equipment Including Electrical Business Equipment.

10.2 EMC

(1) ANSI C63.4 Measurement of Radio-Noise Emissions from Low-Voltage Electrical and Electrical Equipment in

www.panelook.com

PRODUCT SPECIFICATION

the Range of 9kHZ to 40GHZ. Ϙ Anerican National standards Institute(ANSI)

(2) C.I.S.P.R Ϙ Limits and Methods of Measurement of Radio Interface Characteristics of Information

Technology Equipment. Ϙ International Special committee on Radio Interference.

(3) EN 55022 Ϙ Limits and Methods of Measurement of Radio Interface Characteristics of Information

Technology Equipment. ϘEuropean Committee for Electortechnical Standardization.(CENELEC)

Version 2.2 47 DateΚΚΚΚ28. Apr. 2011

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

PRODUCT SPECIFICATION

11. PRECAUTIONS

11.1 ASSEMBLY AND HANDLING PRECAUTIONS

(1) Do not apply rough force such as bending or twisting to the module during assembly.

(2) It is recommended to assemble or to install a module into the user’s system in clean working areas. The

dust and oil may cause electrical short or worsen the polarizer.

(3) Do not apply pressure or impulse to the module to prevent the damage of LCD panel and backlight.

(4) Always follow the correct power-on sequence when the LCD module is turned on. This can prevent the

damage and latch-up of the CMOS LSI chips.

(5) Do not plug in or pull out the I/F connector while the module is in operation.

(6) Do not disassemble the module.

(7) Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and

easily scratched.

(8) Moisture can easily penetrate into LCD module and may cause the damage during operation.

(9) High temperature or humidity may deteriorate the performance of LCD module. Please store LCD

modules in the specified storage conditions.

(10) When ambient temperature is lower than 10ºC, the display quality might be reduced. For example, the

response time will become slow, and the starting voltage of LED light bar will be higher than that of room

temperature.

11.2 SAFETY PRECAUTIONS

(1) The startup voltage of a backlight is over 1000 Volts. It may cause an electrical shock while assembling

with the converter. Do not disassemble the module or insert anything into the backlight unit.

(2) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case

of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.

(3) After the module’s end of life, it is not harmful in case of normal operation and storage.

Version 2.2 48 DateΚΚΚΚ28. Apr. 2011

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

12. MECHANICAL CHARACTERISTICS

www.panelook.com

PRODUCT SPECIFICATION

Version 2.2 49 DateΚΚΚΚ28. Apr. 2011

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

PRODUCT SPECIFICATION

Version 2.2 50 DateΚΚΚΚ28. Apr. 2011

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

PRODUCT SPECIFICATION

Appendix A

Local Dimming demo function

A.1 I2C address and write command

Device address: 0xC2

Register address: 0x01

Command data: 0x00: Local Dimming demo mode OFF (Note 1)

0x01: Local Dimming demo mode ON (Demo in right half screen) (Note 2)

Device Address Register Address

START

11000010

ACK

(0xC2)

Note 1: Local Dimming demo OFF

00000001

(0x01)

ACK

Command Data

00000001

(0x01)

ACK

STOP

Note 2: Local Dimming demo ON

Version 2.2 51 DateΚΚΚΚ28. Apr. 2011

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

A.2 I2C timing

Symbol Parameter Min. Max. Unit

www.panelook.com

PRODUCT SPECIFICATION

t

SU-STA

t

HD-STA

t

SU-DAT

t

HD-DAT

t

SU-STO

t

BUF

Start setup time 250 - ns

Start hold time 250 - ns

Data setup time 80 - ns

Data hold time 0 - ns

Stop setup time 250 - ns

Time between Stop condition and

500 - ns

next Start condition

Version 2.2 52 DateΚΚΚΚ28. Apr. 2011

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com