CHIMEI INNOLUX V460H1-LE3 Specification

Global LCD Panel Exchange Center

MODEL NO.: V460H1

www.panelook.com

PRODUCT SPECIFICATION

ϭʳ Tentative Specification
ϭʳ Preliminary Specification
Ϯʳ Approval Specification

SUFFIX: LE3

REV.: C3 (upward)

Customer:

APPROVED BY SIGNATURE

Name / Title

Note

Please return 1 copy for your confirmation with your signature and
comments.

Approved By Checked By Prepared By

Chao-Chun Chung Ken Wu HT Hung

Version 2.3 1 DateΚΚΚΚ19 Aug 2010

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

PRODUCT SPECIFICATION

CONTENTS

REVISION HISTORY .....................................................................................................................................................4

1. GENERAL DESCRIPTION ........................................................................................................................................5

1.1 OVERVIEW.........................................................................................................................................................5

1.2 FEATURES.........................................................................................................................................................5

1.3 APPLICATION.....................................................................................................................................................5

1.4 GENERAL SPECIFICATIONS ............................................................................................................................5

1.5 MECHANICAL SPECIFICATION ........................................................................................................................6

2. ABSOLUTE MAXIMUM RATINGS ............................................................................................................................7

2.1 ABSOLUTE RATINGS OF ENVIRONMENT ....................................................................................................... 7

2.2 PACKAGE STORAGE ........................................................................................................................................8

2.3 ELECTRICAL ABSOLUTE RATINGS .................................................................................................................8

2.3.1 TFT LCD MODULE...................................................................................................................................8

2.3.2 BACKLIGHT CONVERTER UNIT.............................................................................................................8

3. ELECTRICAL CHARACTERISTICS .........................................................................................................................9

3.1 TFT LCD MODULE.............................................................................................................................................9

3.2.1 LED CHARACTERISTICS (Ta=25± 2 ºC)...............................................................................................12

3.2.2 CONVERTER CHARACTERISTICS ......................................................................................................12

3.2.3 CONVERTER INTERFACE CHARACTERISTICS .................................................................................13

4. BLOCK DIAGRAM OF INTERFACE.......................................................................................................................15

4.1 TFT LCD MODULE...........................................................................................................................................15

5. INPUT TERMINAL PIN ASSIGNMENT ...................................................................................................................16

5.1 TFT LCD Module Input .....................................................................................................................................16

5.2 CONVERTER UNIT ..........................................................................................................................................19

5.3 BLOCK DIAGRAM OF INTERFACE.................................................................................................................20

5.4 LVDS INTERFACE............................................................................................................................................22

5.5 COLOR DATA INPUT ASSIGNMENT ...............................................................................................................23

6. INTERFACE TIMING ...............................................................................................................................................24

6.1 INPUT SIGNAL TIMING SPECIFICATIONS ..................................................................................................... 24

6.2 POWER ON/OFF SEQUENCE.........................................................................................................................27

Version 2.3 2 DateΚΚΚΚ19 Aug 2010

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

PRODUCT SPECIFICATION

7. OPTICAL CHARACTERISTICS ..............................................................................................................................28

7.1 TEST CONDITIONS .........................................................................................................................................28

7.2 OPTICAL SPECIFICATIONS............................................................................................................................29

8. PRECAUTIONS .......................................................................................................................................................32

8.1 ASSEMBLY AND HANDLING PRECAUTIONS ................................................................................................32

8.2 SAFETY PRECAUTIONS .................................................................................................................................32

9. DEFINITION OF LABELS........................................................................................................................................33

9.1 CMO MODULE LABEL ..................................................................................................................................... 33

10. PACKAGING..........................................................................................................................................................34

11. MECHANICAL CHARACTERISTICS ....................................................................................................................36

Version 2.3 3 DateΚΚΚΚ19 Aug 2010

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

REVISION HISTORY

Version Date

Ver. 1.0 Feb. 12.’10 All All The Preliminary Specification was first issued.

Ver. 2.0 Mar. 24.’10 All All The Approval Specification was first issued.
Ver. 2.1 Mar. 30’ 10 6 1.5 Update MECHANICAL SPECIFICATIONS

Ver. 2.2 Jun. 15’ 10 5

Ver. 2.3 Aug. 19’ 10 6

Page
(New)

29

22
29
36

www.panelook.com

PRODUCT SPECIFICATION

Section Description

1.2

7.2

1.5

5.4

7.2
11

Modify High contrast ratio (6000:1)
Modify OPTICAL SPECIFICATIONS

Modify MECHANICAL SPECIFICATIONS
Modify LVDS INTERFACE
Modify OPTICAL SPECIFICATIONS
Modify MECHANICAL CHARACTERISTICS

Version 2.3 4 DateΚΚΚΚ19 Aug 2010

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

1. GENERAL DESCRIPTION

1.1 OVERVIEW

V460H1-LE3 is a 46” TFT Liquid Crystal Display module with LED Backlight and 4ch-LVDS interface. This

module supports 1920 x 1080 Full HDTV format and can display true 1.07G colors (8bit+Hi-FRC -bit/color). The

converter module for backlight is built-in.

1.2 FEATURES

Ё High brightness (450 nits)

Ё High contrast ratio (6000:1)

Ё Fast response time (Gray to gray average 5.5 ms)

Ё High color saturation (NTSC 72%)

Ё Full HDTV (1920 x 1080 pixels) resolution, true HDTV format

Ё DE (Data Enable) only mode

www.panelook.com

PRODUCT SPECIFICATION

Ё LVDS (Low Voltage Differential Signaling) interface

Ё Optimized response time for 120 Hz frame rate

Ё Ultra wide viewing angle : Super MVA technology

Ё RoHS compliance

1.3 APPLICATION

Ё Standard Living Room TVs.

Ё Public Display Application.

Ё Home Theater Application.

Ё MFM Application.

1.4 GENERAL SPECIFICATIONS

Item Specification Unit Note
Active Area 1018.08 (H) x 572.67 (V) (46” diagonal) mm
Bezel Opening Area 1024.48 (H) x 578.67 (V) mm
Driver Element a-si TFT active matrix -
Pixel Number 1920 x R.G.B. x 1080 pixel
Pixel Pitch (Sub Pixel) 0.1805 (H) x 0.5405 (V) mm
Pixel Arrangement RGB vertical stripe -
Display Colors 1.07G color
Display Operation Mode Transmissive mode / Normally Black -

Surface Treatment

Anti-Glare Coating (Haze 11%)

Hard Coating (3H)

(1)

- (2)

Note (1) Please refer to the attached drawings in chapter 9 for more information about the front and back outlines.

Note (2) The spec. of the surface treatment is temporarily for this phase. CMO reserves the rights to change this

feature.

Version 2.3 5 DateΚΚΚΚ19 Aug 2010

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

PRODUCT SPECIFICATION

1.5 MECHANICAL SPECIFICATION

1.5 MECHANICAL SPECIFICATIONS

Item Min. Typ. Max. Unit Note

Horizontal(H) 1075.5 1076.5 1077.5 mm
Vertical(V) 633.7 634.7 635.7 mm
Depth(D) 9.9 10.8 11.8 mm To Rear

Module Size

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

Depth(D)

Weight - 9500 - g

24.6 25.6 26.6

22.5 23.5 24.5

mm To converter

mm To converter

(1)

cover(Darfon)

cover(Ampower)

Version 2.3 6 DateΚΚΚΚ19 Aug 2010

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

2. ABSOLUTE MAXIMUM RATINGS

2.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item Symbol

Storage Temperature TST -20 +60 ºC (1)

Operating Ambient Temperature TOP 0 50 ºC (1), (2)

www.panelook.com

PRODUCT SPECIFICATION

Value

Unit Note

Min. Max.

X,Y

Shock (Non-Operating) SNOP

Vibration (Non-Operating) VNOP - 1.0 G (4), (5)

Note (1) Temperature and relative humidity range is shown in the figure below.

(a) 90 %RH Max. (Ta Љ 40 ºC).

(b) Wet-bulb temperature should be 39 ºC Max. (Ta > 40 ºC).

(c) No condensation.

Note (2) The maximum operating temperature is based on the test condition that the surface temperature of

display area is less than or equal to 65 ºC with LCD module alone in a temperature controlled chamber.

Thermal management should be considered in final product design to prevent the surface temperature of

display area from being over 65 ºC. The range of operating temperature may degrade in case of

improper thermal management in final product design.

Note (3) 11 ms, half sine wave, 1 time for ± X, ± Y, ± Z.

Note (4) 10 ~ 200 Hz, 10 min, 1 time each X, Y, Z.

Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that

the module would not be twisted or bent by the fixture.

axis

Z axis 35 G (3), (5)

- 35 G (3), (5)

Version 2.3 7 DateΚΚΚΚ19 Aug 2010

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

2.2 PACKAGE STORAGE

When storing modules as spares for a long time, the following precaution is necessary.

(a) Do not leave the module in high temperature, and high humidity for a long time, It is highly recommended to

store the module with temperature from 0 to 35 к at normal humidity without condensation.

(b) The module shall be stroed in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent

light.

2.3 ELECTRICAL ABSOLUTE RATINGS

2.3.1 TFT LCD MODULE

Item Symbol

Power Supply Voltage VCC -0.3 13.5 V

Logic Input Voltage VIN -0.3 3.6 V

www.panelook.com

PRODUCT SPECIFICATION

Value

Unit Note

Min. Max.

(1)

2.3.2 BACKLIGHT CONVERTER UNIT

Value

Item Symbol

Min. Max.

Light Bar Voltage VW

Converter Input Voltage VBL 0 30 V (1)

Control Signal Level

Note (1) Permanent damage to the device may occur if maximum value s are exceeded. Function operation

should be restricted to the conditions described under Normal Operating Conditions.

Note (2) No moisture condensation or freezing.

Note (3) The control signals include On/Off Contro.l Internal PWM Control and External PWM Control.

Ё

Ё

-0.3 7 V (1), (3)

60 V

Unit Note

Version 2.3 8 DateΚΚΚΚ19 Aug 2010

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

3. ELECTRICAL CHARACTERISTICS

3.1 TFT LCD MODULE

(Ta = 25 ± 2 ºC)

Parameter Symbol

Power Supply Voltage VCC 10.8 12 13.2 V (1)

www.panelook.com

PRODUCT SPECIFICATION

Value

Unit Note

Min. Typ. Max.

Rush Current I

- - 4 A (2)

RUSH

White Pattern - - 0.5 0.65 A

Power Supply Current

Horizontal Stripe - - 0.94 1.22 A

Black Pattern - - 0.42 0.54 A

LVDS
interface

CMOS
interface

Differential Input High
Threshold Voltage

Differential Input Low
Threshold Voltage

V

V

LVT H

LVT L

Common Input Voltage VCM 1.0 1.2 1.4 V

Differential input voltage
(Single-end)

Terminating Resistor R

|V

ID

T

Input High Threshold Voltage VIH 2.7 - 3.3 V

Input Low Threshold Voltage V

IL

+100 - - mV

- - -100 mV

| 200 - 600 mV

- 100 - ohm

0 - 0.7 V

Note (1) The module should be always operated within the above ranges.

(3)

(4)

Note (2) Measurement condition:

Version 2.3 9 DateΚΚΚΚ19 Aug 2010

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

PRODUCT SPECIFICATION

(Low to H igh )

Control Signal

SW

+12 V

R1

1k

Vcc

Q1 Si4485DY

Fuse

VR1

47k

R2

1k

Q2

2N7002

C1

0.01uF

(LCD Module Input)

C3

1uF

GND

Vcc rising time is 470us

Vcc

0.9Vcc

0.1Vcc

470us

Version 2.3 10 DateΚΚΚΚ19 Aug 2010

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

Note (3) The specified power supply current is under the conditions at Vcc = 12 V, Ta = 25 ± 2 ºC, fv = 120 Hz,

whereas a power dissipation check pattern below is displayed.

www.panelook.com

PRODUCT SPECIFICATION

a. White Pattern

Active Area

c. Horizontal Pattern

b. Black Pattern

Active Area

Note (4) The LVDS input characteristics are as follows:

Version 2.3 11 DateΚΚΚΚ19 Aug 2010

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

3.2 BACKLIGHT UNIT

3.2.1 LED CHARACTERISTICS (Ta=25± 2 ºC)

Parameter Symbol

Forward Voltage V

LED Current I

3.2.2 CONVERTER CHARACTERISTICS

(Ta = 25 ± 2 ºC)

Parameter Symbol

Power Consumption PBL - 108 118.8 W IL =120mA

W

L

www.panelook.com

PRODUCT SPECIFICATION

Value

Min. Typ. Max.

3.0 3.2 3.5

- 120

Value

Min. Typ. Max.

Unit Note

V I

mA

Unit Note

=120.0mA

L

Power Supply Voltage VBL 22.8 24.0 25.2 VDC

Power Supply Current IBL - 4.5 5.0 A Non Dimming

Input Ripple Noise - - - 912 mVP-P VBL=22.8V

Dimming Frequency FB 150 160 170 Hz

Minimum Duty Ratio DMIN 5 10 - % (2)

Note (1) The measurement condition of Max. value is based on 46" backlight unit under input voltage 24V,

average LED current 120mA and lighting 30 minutes later.

Note (2) 5% minimum duty ratio is only valid for electrical operation.

Version 2.3 12 DateΚΚΚΚ19 Aug 2010

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

3.2.3 CONVERTER INTERFACE CHARACTERISTICS

PRODUCT SPECIFICATION

Parameter Symbol

ON

On/Off Control Voltage

VBLON

OFF

Internal PWM Control
Voltage

External PWM Control
Voltage

MAX

VIPWM

MIN

HI

VEPWM

LO

HI

Status Signal

Status

LO

VBL Rising Time Tr1

VBL Falling Time Tf1

Control Signal Rising Time Tr

0

0

0

30

30

Value

Ё

Ё

0

Ё

Ё

Ё

ЁЁ

ЁЁ

Te st

Condition

Ё

Min. Typ. Max.

2.0

Ё

Ё

2.85 3.0 3.15 V maximum duty ratio

ЁЁ

Ё

2.0

Ё

Ё

3.0 3.3 3.6 V

Ё

Ё

Ё

ЁЁЁ

Unit Note

5.0 V

0.8 V

Ё

V minimum duty ratio

5.0 V

0.8 V

0.8 V

ms

ms

100 ms

Duty on

Duty off

Normal

Abnormal

10%-90%V

BL

Control Signal Falling Time Tf

PWM Signal Rising Time TPWMR

PWM Signal Falling Time TPWMF

Input Impedance Rin

PWM Delay Time TPWM

T

on

ЁЁЁ

ЁЁЁ

ЁЁЁ

Ё

Ё

Ё

1

100

300

ЁЁ

ЁЁ

ЁЁ

100 ms

50 us

50 us

MΩ

ms

ms

BLON Delay Time

T

on1

BLON Off Time Toff

Ё

Ё

300

300

ЁЁ

ЁЁ

ms

ms

Note (1) The Dimming signal should be valid before backlight turns on by BLON signal. It is inhibited to

change the internal/external PWM signal during backlight turn on period.

Note (2) The power sequence and control signal timing are shown in the following figure. For a certain

reason, the inverter has a possibility to be damaged with wrong power sequence and control

signal timing.

Note (3) While system is turned ON or OFF, the power sequences must follow as below descriptions:

Turn ON sequence: VBL

Ш PWM signal Ш BLON

Turn OFF sequence: BLOFF

Ш PWM signal Ш VBL

Version 2.3 13 DateΚΚΚΚ19 Aug 2010

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

PRODUCT SPECIFICATION

V

V

V

BL

V

BLON

EPWM

IPWM

9

Toff

%/

Tf1

9

%/

Tr1

9

%/

9

%/

2.0V

0.8V

Ton

Ton1

0

0

Backlight on duration

Tr

Tf

Ext. Dimming Function

PWMR

T

2.0V

0

0.8V

T

PWM

PWMF

T

Floating

3.3V

0

Floating

Int. Dimming Function

V

W

External

PWM

Period

External

PWM Duty

100%

Minimun

Duty

Version 2.3 14 DateΚΚΚΚ19 Aug 2010

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

4. BLOCK DIAGRAM OF INTERFACE

4.1 TFT LCD MODULE

www.panelook.com

PRODUCT SPECIFICATION

CH1_0(+/-)
CH1_1(+/-)
CH1_2(+/-)
CH1_3(+/-)
CH1_4(+/-)
CH1_CLK(+/-)

CH2_0(+/-)
CH2_1(+/-)
CH2_2(+/-)
CH2_3(+/-)
CH2_4(+/-)
CH2_CLK(+/-)

CH3_0(+/-)
CH3_1(+/-)
CH3_2(+/-)
CH3_3(+/-)
CH3_4(+/-)
CH3_CLK(+/-)

CH4_0(+/-)
CH4_1(+/-)
CH4_2(+/-)
CH4_3(+/-)
CH4_4(+/-)
CH4_CLK(+/-)

SELLVDS

Vcc
GND

P-TWO 187060-41221+P-TWO 187059-51221 or equivalent

SCAN DRIVER

TIMING

CONTROLLER

INPUT CONNECTOR

DC/DC CONVERTER

CONVERTER CONNECTOR

CI0114M1HR0-LF

CN1:

(CvilLux)

or equivalent

BACKLIGHT

TFT LCD PANEL

(1920x3x1080)

DATA DRIVER

LED

UNIT

Version 2.3 15 DateΚΚΚΚ19 Aug 2010

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

5. INPUT TERMINAL PIN ASSIGNMENT

5.1 TFT LCD Module Input

CNF3 Connector Pin Assignment (187060-41221(P-TWO) or equivalent)

Pin Name Description Note

1 GND Ground
2 N.C. No Connection
3 N.C. No Connection
4 N.C. No Connection
5 N.C. No Connection
6 N.C. No Connection
7 N.C. No Connection
8 N.C. No Connection
9 GND Ground

10 CH3_0N Third Pixel Negative LVDS differential data input. Channel 0
11 CH3_0P Third Pixel Positive LVDS differential data input. Channel 0
12 CH3_1N Third Pixel Negative LVDS differential data input. Channel 1
13 CH3_1P Third Pixel Positive LVDS differential data input. Channel 1
14 CH3_2N Third Pixel Negative LVDS differential data input. Channel 2
15 CH3_2P Third Pixel Positive LVDS differential data input. Channel 2
16 GND Ground
17 CH3_CLKN
18 CH3_CLKP
19 GND Ground
20 CH3_3N Third Pixel Negative LVDS differential data input. Channel 3
21 CH3_3P Third Pixel Positive LVDS differential data input. Channel 3
22 CH3_4N Third Pixel Negative LVDS differential data input. Channel 4
23 CH3_4P Third Pixel Positive LVDS differential data input. Channel 4
24 N.C. No Connection
25 N.C. No Connection
26 CH4_0N Fourth Pixel Negative LVDS differential data input. Channel 0
27 CH4_0P Fourth Pixel Positive LVDS differential data input. Channel 0
28 CH4_1N Fourth Pixel Negative LVDS differential data input. Channel 1
29 CH4_1P Fourth Pixel Positive LVDS differential data input. Channel 1
30 CH4_2N Fourth Pixel Negative LVDS differential data input. Channel 2
31 CH4_2P Fourth Pixel Positive LVDS differential data input. Channel 2
32 GND Ground
33 CH4_CLKN
34 CH4_CLKP
35 GND Ground
36 CH4_3N Fourth Pixel Negative LVDS differential data input. Channel 3
37 CH4_3P Fourth Pixel Positive LVDS differential data input. Channel 3
38 CH4_4N Fourth Pixel Negative LVDS differential data input. Channel 4
39 CH4_4P Fourth Pixel Positive LVDS differential data input. Channel 4
40 N.C. No Connection
41 N.C. No Connection

Third Pixel Negative LVDS differential clock input.
Third Pixel Positive LVDS differential clock input.

Fourth Pixel Negative LVDS differential clock input.
Fourth Pixel Positive LVDS differential clock input.

www.panelook.com

PRODUCT SPECIFICATION

(1)

(4)

(4)

(1)

(4)

(4)

(1)

Version 2.3 16 DateΚΚΚΚ19 Aug 2010

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

CNF2 Connector Pin Assignment (187059-51221 (P-TWO) or equivalent )

Pin Name Description Note

1 N.C. No Connection
2 N.C. No Connection
3 N.C. No Connection
4 N.C. No Connection
5 N.C. No Connection
6 N.C. No Connection
7 SELLVDS LVDS data format Selection (2)
8 N.C. No Connection

9 N.C. No Connection
10 N.C. No Connection
11 GND Ground
12 CH1_0N First Pixel Negative LVDS differential data input. Channel 0
13 CH1_0P First Pixel Positive LVDS differential data input. Channel 0
14 CH1_1N First Pixel Negative LVDS differential data input. Channel 1
15 CH1_1P First Pixel Positive LVDS differential data input. Channel 1
16 CH1_2N First Pixel Negative LVDS differential data input. Channel 2
17 CH1_2P First Pixel Positive LVDS differential data input. Channel 2
18 GND Ground
19 CH1_CLKN
20 CH1_CLKP
21 GND Ground
22 CH1_3N First Pixel Negative LVDS differential data input. Channel 3
23 CH1_3P First Pixel Positive LVDS differential data input. Channel 3
24 CH1_4N First Pixel Negative LVDS differential data input. Channel 4
25 CH1_4P First Pixel Positive LVDS differential data input. Channel 4
26 N.C. No Connection
27 N.C. No Connection
28 CH2_0N Second Pixel Negative LVDS differential data input. Channel 0
29 CH2_0P Second Pixel Positive LVDS differential data input. Channel 0
30 CH2_1N Second Pixel Negative LVDS differential data input. Channel 1
31 CH2_1P Second Pixel Positive LVDS differential data input. Channel 1
32 CH2_2N Second Pixel Negative LVDS differential data input. Channel 2
33 CH2_2P Second Pixel Positive LVDS differential data input. Channel 2
34 GND Ground
35 CH2_CLKN
36 CH2_CLKP Second Pixel Positive LVDS differential clock input.
37 GND Ground
38 CH2_3N Second Pixel Negative LVDS differential data input. Channel 3
39 CH2_3P Second Pixel Positive LVDS differential data input. Channel 3
40 CH2_4N Second Pixel Negative LVDS differential data input. Channel 4
41 CH2_4P Second Pixel Positive LVDS differential data input. Channel 4
42 N.C. No Connection
43 N.C. No Connection
44 GND Ground

First Pixel Negative LVDS differential clock input.
First Pixel Positive LVDS differential clock input.

Second Pixel Negative LVDS differential clock input.

www.panelook.com

PRODUCT SPECIFICATION

(1)

(1)

(3)

(3)

(1)

(3)

(3)

(1)

Version 2.3 17 DateΚΚΚΚ19 Aug 2010

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

45 GND Ground
46 GND Ground
47 N.C. No Connection
48 Vin Power input (+12V)
49 Vin Power input (+12V)
50 Vin Power input (+12V)
51 Vin Power input (+12V)

Note (1) Please be reserved to open.

Note (2) Low or Open: JEIDA Format(default), connect to GND. High: VESA Format, connect to +3.3V.

Note (3) LVDS 4-Port Data Mapping

Port CH of LVDS Data Stream

1st Port First pixel 1, 5, 9, ..........., 1913, 1917

2nd Port Second pixel 2, 6, 10, ........., 1914, 1918

3rd Port Third pixel 3, 7, 11, ........., 1915, 1919

4th Port Fourth pixel 4, 8, 12, ........., 1916, 1920

www.panelook.com

PRODUCT SPECIFICATION

Version 2.3 18 DateΚΚΚΚ19 Aug 2010

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

5.2 CONVERTER UNIT

CN1: CI0114M1HR0-LF (CvilLux) or equivalent

Pin № Symbol Feature

1

2

www.panelook.com

PRODUCT SPECIFICATION

3

4

5

6

7

8

9

10

11 STATUS

12 E_PWM External PWM Control Signal

13 I_PWM Internal PWM Control Signal

14 BLON BL ON/OFF

Note (1) Pin 12: External PWM control (use pin 12): Pin 13 must open.

VBL +24V

GND GND

Normal (3.3V)
Abnormal(GND)

Note (2) Pin 13: Internal PWM control (use pin 13): Pin 12 must open.

Note (3) Pin 12 and Pin 13 can’t open in the same period.

CN2~CN5: 51281-1094 (Molex) ,187059-51221 (P-TWO),7083K-F10N-00L (E&T)

Pin № Symbol Feature NOTE

1 VLED
2 VLED
3 NC
4 NC
5 NC
6 N1
7 N2
8 N3
9 N4

10 N5

Positive of LED String

No Connection

Negative of LED String

Version 2.3 19 DateΚΚΚΚ19 Aug 2010

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

5.3 BLOCK DIAGRAM OF INTERFACE

www.panelook.com

PRODUCT SPECIFICATION

ARx0 +

ARx0 -

ARx1 +

ARx1 -

ARx2 +

ARx2 -

ARx3 +

ARx3 -

ARx4 +

ARx4 -

ACLK +

ACLK -

51Ω

51Ω

51Ω

51Ω

51Ω

51Ω

51Ω

51Ω

51Ω

51Ω

51Ω

51Ω

100pF

100pF

100pF

100pF

100pF

100pF

RxOUT

AR0 Ω AR9

AG0 Ω AG9

AB0 Ω AB9

DE

PLL

BRx0 +

BRx0 -

BRx1 +

BRx1 -

BRx2 +

BRx2 -

BRx3 +

BRx3 -

BRx4 +

BRx4 -

BCLK +

BCLK -

51Ω

51Ω

51Ω

51Ω

51Ω

51Ω

51Ω

51Ω

51Ω

51Ω

51Ω

51Ω

100pF

100pF

100pF

100pF

100pF

100pF

PLL

BR0 Ω BR9

BG0 Ω BG9

BB0 Ω BB9

DCLK

DCLK
Timing
Controller

LVDS Receiver
(MASTER)

LVDS INPUT

Version 2.3 20 DateΚΚΚΚ19 Aug 2010

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

AR0~AR9: First pixel R data

AG0~AG9: First pixel G data

AB0~AB9: First pixel B data

BR0~BR9: Second pixel R data

BG0~BG9: Second pixel G data

BB0~BB9: Second pixel B data

DE: Data enable signal

DCLK: Data clock signal

The third and fourth pixel are followed the same rules.

CR0~CR9: Third pixel R data

CG0~CG9: Third pixel G data

www.panelook.com

PRODUCT SPECIFICATION

CB0~CB9: Third pixel B data

DR0~DR9: Fourth pixel R data

DG0~DG9: Fourth pixel G data

DB0~DB9: Fourth pixel B data

Note (1) A ~ D channel are first, second, third and fourth pixel respectively.

Note (2) The system must have the transmitter to drive the module.

Note (3) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line

when it is used differentially.

Version 2.3 21 DateΚΚΚΚ19 Aug 2010

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

5.4 LVDS INTERFACE

JEIDA Format : SELLVDS = L or Open

VESA Format : SELLVDS = H

VESA Format

www.panelook.com

PRODUCT SPECIFICATION

Current Cycle

AR 0P

AR 0N

AR 1P

AR 1N

AR 2P

AR 2N

AR 3P

AR 3N

AR 4P

AR 4N

JEIDA Format

AR 0P

AR 0N

AR 1P

AR 1N

AR0

AG1

AB2

AR6

AR4

AG5

AG0 AR5

AB1

DE VS HS AB5 AB4 AB3 AB2

REV AB7 AB6 AG7 AG6 AR7 AR6

REV AB9 AB8 AG9 AG8 AR9 AR8AR8 REV

AG4 AR7

AB5

AB0 AG5 AG4 AG3 AG2 AG1

AB4 AG7 AG6 AG5AG9 AG8

AR4 AR3 AR2 AR1 AR0

AR6 AR5 AR4AR9 AR8

AG0

AB1

DE

REV

AG4

AB5

AR 2P

AR 2N

AR 3P

AR 3N

AR 4P

AR 4N

AR0~AR9: First Pixel R Data (9; MSB, 0; LSB)

AG0~AG9: First Pixel G Data (9; MSB, 0; LSB)

AB0~AB9: First Pixel B Data (9; MSB, 0; LSB)

DE : Data enable signal

DCLK : Data clock signal

RSVD : Reserved

AB6

AR2

DE VS HS AB7 AB6AB9 AB8

REV AB3 AB2 AG3 AG2 AR3 AR2

REV AB1 AB0 AG1 AG0 AR1 AR0AR0 REV

DE

REV

Version 2.3 22 DateΚΚΚΚ19 Aug 2010

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

5.5 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the (8bit+Hi-FRC -bit/color) gray scale

data input for the color. The higher the binary input, the brighter the color. The table below provides the

assignment of the color versus data input.

Basic
Colors

Gray
Scale
Of
Red

Gray
Scale
Of
Green

Gray
Scale
Of
Blue

Color

Black
Red
Green
Blue
Cyan
Magenta
Yellow
White

Red (0) / Dark
Red (1)
Red (2)

:

:
Red (1021)
Red (1022)
Red (1023)

Green (0) / Dark
Green (1)
Green (2)

:

:
Green (1021)
Green (1022)
Green (1023)

Blue (0) / Dark
Blue (1)
Blue (2)

:

:
Blue (1021)
Blue (1022)
Blue (1023)

R9 R8 R7 R6 R5 R4 R3 R2 R1 R0 G9 G8 G7 G6 G5 G4 G3 G2 G1 G0 B9 B8 B7 B6 B5 B4 B3 B2 B1 B0

0

0

1

1

0

0

0

0

0

0

1

1

1

1

1

1

0

0

0

0

0

0

1

1

1

1

1

1

0

0

0

0

0

0

:

:

:

:

0

0

0

0

0

0

0

0

0

0

0

0

:

:

:

:

0

0

0

0

0

0

Red Green Blue

0

0

0
1
0
0
0
1
1
1

0
0
0

:

:
1
1
1

0
0
0

:

:
0
0
0

0
0
0

:

:
0
0
0

0

1

1

1

0

0

0

0

0

0

0

0

0

1

1

1

1

1

1

1

1

1

0

0

0

0

0

0

0

0

0

:

:

:

:

:

:

1

1

1

1

1

1

1

1

1

0

0

0

0

0

0

0

0

0

:

:

:

:

:

:

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

:

:

:

:

:

:

0

0

0

0

0

0

0

0

0

Note (1) 0: Low Level Voltage, 1: High Level Voltage

www.panelook.com

PRODUCT SPECIFICATION

0

0

0

0

0

1

1

1

0

0

0

0

0

0

0

0

0

1

1

1

1

1

1

1

1

1

0

0

0

0

0

0

0

0

1

:

:

:

:

:

:

1

1

0

1

1

1

1

1

1

0

0

0

0

0

0

0

0

0

:

:

:

:

:

:

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

:

:

:

:

:

:

0

0

0

0

0

0

0

0

0

0

1

0

0

0

1

1
0

0

0

1

0

1

0

1

0

1

1

1

1

1

1

0

0

0

1

0

0

0

0

0

:

:

:

:

:

:

1

0

0
0

0

0

0

1

0

0

0

0

0

0

0

0

0

0

:

:

:

:

:

:

0

1

1

0

1

1

0

1

1

0

0

0

0

0

0

0

0

0

:

:

:

:

:

:

0

0

0

0

0

0

0

0

0

Data Signal

0

0

0

0

1

1

0

0

1

1

0

0

1

1

1

1

0

0

0

0

0

0

:

:

:

:

0

0

0

0

0

0

0

0

0

0

0

0

:

:

:

:

1

1

1

1

1

1

0

0

0

0

0

0

:

:

:

:

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

1

1

1

1

1

1

0

0

0

0

0

0

0

0

0

1

1

1
0
1
1

0
0
0

:

:
0
0
0

0
0
0

:

:
1
1
1

0
0
0

:

:
0
0
0

1

0

0

0

1

1

1

1

1

1

0

0

0

0

0

0

0

0

0

:

:

:

:

:

:

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

:

:

:

:

:

:

1

1

1

1

1

1

1

1

1

0

0

0

0

0

0

0

0

0

:

:

:

:

:

:

0

0

0

0

0

0

0

0

0

1

1

1

1

0

0

1

1

1

0

1

1

1

0

0

0

0

0

0

0

0

0

:

:

:

:

:

;

0

0

0

0

0

0

0

0

0

0

0

0

0

1

0

1

0

0

:

:

:

:

:

:

0

1

0

1

0

0

1

1

0

0

0

0

0

0

0

0

0

0

:

:

:

:

:

:

0

0

1

0

0

1

0

0

1

0

1

1

1

1

1

1

1

1

1

0

0

0

1

1

1

0

0

0

0

0

0

0

0

0

:

:

:

:

:

:

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

:

:

:

:

:

:

0

0

0
0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

:

:

:

:

:

:

1

1

1
1

1

1

1

1

1

0

0

0

0

1

1

1

1

1

1

1

1

1

0

0

0

1

1

1

0

0

0

0

0

0

0

0

0

:

:

:

:

:

:

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

:

:

:

:

:

:

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

:

:

:

:

:

:

1

1

1

1

1

1

1

1

1

0

0

0

0

0

0

0

1

1

1

1

1

1

1

1

1

0

0

0

1

1

1

0

0

0

0

0

0

0

0

0

:

:

:

:

:

:

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

:

:

:

:

:

:

0

0

0

0

0

0

0

0

0

0

0

0

0

0

1

0

1

0

:

:

:

:

:

:

1

0

1

1

1

0

1

1

1

Version 2.3 23 DateΚΚΚΚ19 Aug 2010

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

6. INTERFACE TIMING

6.1 INPUT SIGNAL TIMING SPECIFICATIONS

(Ta = 25 ± 2 ºC)

The input signal timing specifications are shown as the following table and timing diagram.

Signal Item Symbol Min. Typ. Max. Unit Note

LVDS

Receiver

Clock

Frequency

Input cycle to
cycle jitter
Spread spectrum
modulation range

(=1/TC)

F

Spread spectrum
modulation frequency

www.panelook.com

PRODUCT SPECIFICATION

F

clkin

- - 200 ps (3)

T

rcl

clkin_mod

- - 200 KHz

F

SSM

60 74.25 80 MHz

F

-2% - F

clkin

+2% MHz

clkin

(4)

LVDS

Receiver

Data

Setup Time Tlvsu 600 - - ps

(5)

Hold Time Tlvhd 600 - - ps

Fr5 97 100 103 Hz

(6)

Tv=Tvd+Tvb

Ё

Ё

Th=Thd+Thb

Ё

Ё

Vertical

Active

Display

Te rm

Horizontal

Active

Display

Te rm

Frame Rate

117 120 123 Hz

F

r6

Total Tv 1115 1125 1135 Th

Display Tvd 1080 1080 1080 Th

Blank Tvb 35 45 55 Th

Total Th 540 550 575 Tc

Display Thd 480 480 480 Tc

Blank Thb 60 70 95 Tc

Note (1) Since the module is operated in DE only mode, Hsync and Vsync input signals should be set to low

logic level. Otherwise, this module would operate abnormally.

Note (2ʼʳ ʳ ˣ˿˸˴˸ʳ˴˾˸ʳ˸ʳ˻˸ʳ˴˺˸ʳ˹ʳ˼˸˿ʳ˶˿˶˾ʳ˻˴ʳ˹˿˿ʳ˻˸ʳ˵˸˿ʳ˸˴˼ˍʳ ʳ ʳ

˙

˶˿˾˼ʻ˴ʼ

ʳЊʳ˙ˉʳѼʳ˧ʳѼʳ˧˻

ʳ

˙ˈʳѼʳ˧ʳѼʳ˧˻ʳЊʳ˙

˶˿˾˼ʻ˼ʼ

ʳ

ʳ

Version 2.3 24 DateΚΚΚΚ19 Aug 2010

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

b

c

www.panelook.com

PRODUCT SPECIFICATION

INPUT SIGNAL TIMING DIAGRAM

Tv

DE

DCLK

DE

DATA

Th

Tvd

T

Th

Valid display data ( 480 clocks)

Thd

Tvb

Note (3) The input clock cycle-to-cycle jitter is defined as below figures. Trcl = I T1 – TI

Version 2.3 25 DateΚΚΚΚ19 Aug 2010

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

PRODUCT SPECIFICATION

Note (4) The SSCG (Spread spectrum clock generator) is defined as below figures.

Note (5) The LVDS timing diagram and setup/hold time is defined and showing as the following figures.

LVDS RECEIVER INTERFACE TIMING DIAGRAM

Tc

RXCLK+/-

RXn+/-

Tlvsu

Tlvhd

1T

3T

5T

7T

9T

11T

13T

14

Note (6) : (ODSEL) = H/L or open for 100/120Hz frame rate. Please refer to 5.1 for detail information

Version 2.3 26 DateΚΚΚΚ19 Aug 2010

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

14

14

14

14

14

14

www.panelook.com

Global LCD Panel Exchange Center

6.2 POWER ON/OFF SEQUENCE

(Ta = 25 ± 2 ºC)

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should follow the diagram

below.

www.panelook.com

PRODUCT SPECIFICATION

0V

0.5ЉЉЉЉT1ЉЉЉЉ10ms
0ЉЉЉЉT

2Љ

Љ100ms

ЉЉ

0ЉЉЉЉT
500ms ЉЉЉЉT

LVDS Signals

3Љ

Љ100ms

ЉЉ

4

0ЉЉЉЉT7ЉЉЉЉT2

0ЉЉЉЉT8ЉЉЉЉT3

0V

Option Signals

(SELLVDS…)

Backlight (Recommended)

500msЉЉЉЉT

5

Power On

T7

T2

T5

VALID

50%

50%

0.1Vcc

T3T1

T4

Power Off

T8

T

6

Power ON/OFF Sequence

Note.

(1) The supply voltage of the external system for the module input should follow the definition of Vcc.

(2) Apply the lamp voltage within the LCD operation range. When the backlight turns on before the LCD

operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal

screen.

(3) In case of VCC is in off level, please keep the level of input signals on the low or high impedance. If T2<0,

that maybe cause electrical overstress failures.

(4) T4 should be measured after the module has been fully discharged between power off and on period.

(5) Interface signal shall not be kept at high impedance when the power is on.

Version 2.3 27 DateΚΚΚΚ19 Aug 2010

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

7. OPTICAL CHARACTERISTICS

7.1 TEST CONDITIONS

Item Symbol Value Unit

www.panelook.com

PRODUCT SPECIFICATION

Ambient Temperature Ta

Ambient Humidity Ha

Supply Voltage VCC 12 V

Input Signal According to typical value in "3. ELECTRICAL CHARACTERISTICS"

LED Current IL

Vertical Frame Rate Fr 120 Hz

The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change during

measuring. In order to stabilize the luminance, the measurement should be executed after lighting backlight for 1

hour in a windless room.

25±2

50±10

120 ±3.6

oC

%RH

mA

LCD Module

LCD Panel

Field of View = 1º

mm

500

CS - 2000

Light Shield Room

(Ambient Luminance < 2 lux)

Version 2.3 28 DateΚΚΚΚ19 Aug 2010

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

7.2 OPTICAL SPECIFICATIONS

The relative measurement methods of optical characteristics are shown in 7.2. The following items should be

measured under the test conditions described in 7.1 and stable environment shown in 7.1.

Item Symbol Condition Min. Typ. Max. Unit Note

Contrast Ratio CR 4500 6000 - - Note (2)

Response Time

Center Luminance of White L
White Variation
Cross Talk CT - - 4 % Note (5)

Red

Green
Color
Chromaticity

Blue

White

Color Gamut

Horizontal

Viewing
Angle

Vertical

www.panelook.com

PRODUCT SPECIFICATION

Gray to

gray

C

δW

θ

=0°, θY =0°

Rx 0.642 ­Ry
Gx 0.303 -

x

Viewing angle at

normal direction

Gy
Bx 0.147 -

By
Wx
Wy

θx+

θ

-

x

θY+

θ

Y

-

CR≥20

- 5.5 ms Note (3)

360 450 - cd/m2Note (4)

- - 1.3 - Note (6)

0.324

Typ.-

0.03

0.621

Typ.+

0.03

0.068

0.280

0.290

72 - % NTSC
80 88 ­80 88 ­80 88 ­80 88 -

-

-

-

-

-

Deg. Note (1)

Note (1) Definition of Viewing Angle (θx, θy):

Viewing angles are measured by Autronic Conoscope Cono-80.

Normal

θ x = θ y = 0º

y-

θ

θX- = 90º

6 oϗclock

θy- = 90º

x-

θx−

y-

θ

y+

y+

θx+

12 oϗclock direction

θy+ = 90º

x+

θX+ = 90º

Version 2.3 29 DateΚΚΚΚ19 Aug 2010

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

www.panelook.com

PRODUCT SPECIFICATION

Contrast Ratio (CR) =

CR = CR (5), where CR (X) is corresponding to the Contrast Ratio of the point X at the figure in Note (6).

Note (3) Definition of Gray-to-Gray Switching Time:

Optical Response

100 %

90 %

10 %

0 %

Gray to Gray

Switching Time

pixels whiteall withLuminance Surface
pixels black all withLuminance Surface

Time

Gray to Gray

Switching Time

The driving signal means the signal of gray level 0, 124, 252, 380, 508, 636, 764, 892, and 1023.Gray to

gray. Average time means the average switching time of gray level 0, 124, 252, 380, 508, 636, 764, 892, and

1023 to each other.

Note (4) Definition of Luminance of White (LC):

Measure the luminance of gray level 1023 at center point and 5 points

LC = L (5), where L (X) is corresponding to the luminance of the point X at the figure in Note (6).

Version 2.3 30 DateΚΚΚΚ19 Aug 2010

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

A

(

)

A

(

)

(

)

Note (5) Definition of Cross Talk (CT):

www.panelook.com

PRODUCT SPECIFICATION

CT = | Y

– YA | / YA× 100 (%)

B

Where:

(a)

= Luminance of measured location without gray level 1023 pattern (cd/m2)

Y

A

= Luminance of measured location with gray level 1023 pattern (cd/m2)

Y

B

ctive Area

Gray 512

Y

D, W

Y

(D/8,W/2)

A, L

Y

(D/2,7W/8)

A, D

(0, 0)

Note (6) Definition of White Variation (δW):

Y

(D/2,W/8)

A, U

(7D/8,W/2)

A, R

(D/4,W/4)

Y

(D/8,W/2)

B, L

Y

(D/2,7W/8)

B, D

0, 0

ctive Area

Gray 0

Gray 1023

Gray 512

Y

(D/2,W/8)

B, U

Y

(7D/8,W/2)

B, R

(3D/4,3W/4)

D, W

Measure the luminance of gray level 1023 at 5 points

δW = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]

Horizontal Line

D

D

D

4

2

3D

4

1 2

W

4

W

W

5

2

Vertical Line

3 4

3W

4

Test point :

X

X = 1 ~ 5

Version 2.3 31 DateΚΚΚΚ19 Aug 2010

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

PRODUCT SPECIFICATION

8. PRECAUTIONS

8.1 ASSEMBLY AND HANDLING PRECAUTIONS

[ 1 ] Do not apply rough force such as bending or twisting to the module during assembly.

[ 2 ] It is recommended to assemble or to install a module into the user’s system in clean working areas. The

dust and oil may cause electrical short or worsen the polarizer.

[ 3 ] Do not apply pressure or impulse to the module to prevent the damage of LCD panel and Backlight.

[ 4 ] Always follow the correct power-on sequence when the LCD module is turned on. This can prevent the

damage and latch-up of the CMOS LSI chips.

[ 5 ] Do not plug in or pull out the I/F connector while the module is in operation.

[ 6 ] Do not disassemble the module.

[ 7 ] Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily

scratched.

[ 8 ] Moisture can easily penetrate into LCD module and may cause the damage during operation.

[ 9 ] When storing modules as spares for a long time, the following precaution is necessary.

[ 9.1 ] Do not leave the module in high temperature, and high humidity for a long time. It is highly

recommended to store the module with temperature from 0 to 35кat normal humidity without

condensation.

[ 9.2 ] The module shall be stored in dark place. Do not store the TFT-LCD module in direct sunlight or

fluorescent light.

[ 10 ] When ambient temperature is lower than 10ºC, the display quality might be reduced. For example, the

response time will become slow, and the starting voltage of CCFL will be higher than that of room

temperature.

8.2 SAFETY PRECAUTIONS

[ 1 ] The startup voltage of a Backlight is approximately 1000 Volts. It may cause an electrical shock while

assembling with the inverter. Do not disassemble the module or insert anything into the Backlight unit.

[ 2 ] If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of

contact with hands, skin or clothes, it has to be washed away thoroughly with soap.

[ 3 ] After the module’s end of life, it is not harmful in case of normal operation and storage.

Version 2.3 32 DateΚΚΚΚ19 Aug 2010

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

9. DEFINITION OF LABELS

9.1 CMO MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.

www.panelook.com

PRODUCT SPECIFICATION

CHI MEI

OPTOELECTRONICS

CHI MEI

OPTOELECTRONICS

Model Name: V460H1-LE3

Revision: Rev. XX, for example: A0, A1… B1, B2… or C1, C2…etc.

Serial ID: X X X X X X X Y M D L N N N N

V460H1 –LE3 Rev. XX

X X X X X X X Y M D L N N N N

X X X X X X X Y M D L N N N N

Serial No.

Product Line

E207943

MADE IN TAIWAN

GEMN

RoHS

MADE IN CHINA

LEOO(or CAPG or CANO)

RoHS

Year, Month, Date

CMO Internal Use

CMO Internal Use

Revision

Serial ID includes the information as below:

Manufactured Date:

Year: 2001=1,2002=2,2003=3,2004=4…2010=0,2011=1,2012=2..

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I ,O, and U.

Revision Code: Cover all the change

Serial No.: Manufacturing sequence of product

Product Line: 1 -> Line1, 2 -> Line 2, …etc.

CMO Internal Use

Version 2.3 33 DateΚΚΚΚ19 Aug 2010

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

10. PACKAGING

10.1 PACKING SPECIFICATIONS

(1) 5 LCD TV modules / 1 Box

(2) Box dimensions : 1175(L)x282(W)x725(H)mm

(3) Weight : approximately 56 Kg ( 5 modules per box)

10.2 PACKING METHOD

Figures 10-1 and 10-2 are the packing method

LCD TV Module

www.panelook.com

PRODUCT SPECIFICATION

Cushion(Bottom)

Anti-static Bag

PP Belt

Carton Label

Figure.10-1 packing method

Version 2.3 34 DateΚΚΚΚ19 Aug 2010

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

(

)

www.panelook.com

PRODUCT SPECIFICATION

Air Transportation &

Sea / Land Transportation (40ft Container)

(L1130*50*50mm)

Film

(L1150*W1190*H140mm)

(L1400*50*50mm)

Gross: 465kg

Sea / Land Transportation (40ft HQ Container)

(L1130*50*50mm)

(L625*50*50mm)

Film

(L1400*50*50mm)

L1150*W1190*H140mm

Gross: 704kg

Figure.10-2 packing method

Version 2.3 35 DateΚΚΚΚ19 Aug 2010

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

11. MECHANICAL CHARACTERISTICS

www.panelook.com

PRODUCT SPECIFICATION

࡛ભሽ՗ٝڶૻֆ׹

CHI MEI

Version 2.3 36 DateΚΚΚΚ19 Aug 2010

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

PRODUCT SPECIFICATION

࡛ભሽ՗ٝڶૻֆ׹

CHI MEI

Version 2.3 37 DateΚΚΚΚ19 Aug 2010

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

PRODUCT SPECIFICATION

࡛ભሽ՗ٝڶૻֆ׹

CHI MEI

Version 2.3 38 DateΚΚΚΚ19 Aug 2010

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

PRODUCT SPECIFICATION

࡛ભሽ՗ٝڶૻֆ׹

CHI MEI

Version 2.3 39 DateΚΚΚΚ19 Aug 2010

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com