1. GENERAL DESCRIPTION..........................................................................................................................................5
1.4 GENERAL SPECIFICATIONS .............................................................................................................................5
2. ABSOLUTE MAXIMUM RATINGS .............................................................................................................................7
2.1 ABSOLUTE RATINGS OF ENVIRONMENT........................................................................................................ 7
5.3 CONVERTER UNIT ...........................................................................................................................................20
5.4 BLOCK DIAGRAM OF INTERFACE..................................................................................................................21
7.1 TEST CONDITIONS........................................................................................................................................... 29
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 0.0
www.panelook.com
Page 4
Global LCD Panel Exchange Center
REVISION HISTORY
Version Date
Ver. 0.0 Dec. 10.09 All All The Tentative Specification was first issued.
Page
(New)
www.panelook.com
Issue Date:Dec.10.2009
Model No.: V460H1-LE2
Tentative
Section Description
4
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 0.0
www.panelook.com
Page 5
Global LCD Panel Exchange Center
1. GENERAL DESCRIPTION
1.1 OVERVIEW
V460H1-LE2 is a 46” TFT Liquid Crystal Display module with LED LBacklight unit and 4ch-LVDS interface. This
module supports 1920 x 1080 Full HDTV format and can display true 1.07G colors (8bit+Hi-FRC -bit/color). The
inverter module for backlight is built-in.
1.2 FEATURES
Ё High brightness (450 nits)
Ё High contrast ratio (4000:1)
Ё Fast response time (Gray to gray average 4.5 ms)
Ё High color saturation (NTSC 72%)
Ё Full HDTV (1920 x 1080 pixels) resolution, true HDTV format
Ё DE (Data Enable) only mode
www.panelook.com
Issue Date:Dec.10.2009
Model No.: V460H1-LE2
Tentative
Ё LVDS (Low Voltage Differential Signaling) interface
Ё Optimized response time for 120 Hz frame rate
Ё Ultra wide viewing angle : Super MVA technology
Ё RoHS compliance
1.3 APPLICATION
Ё Standard Living Room TVs.
Ё Public Display Application.
Ё Home Theater Application.
Ё MFM Application.
1.4 GENERAL SPECIFICATIONS
Item Specification Unit Note
Active Area 1018.08 (H) x 572.67 (V) (46” diagonal) mm
Bezel Opening Area 1024.48 (H) x 578.67 (V) mm
Driver Element a-si TFT active matrix -
Pixel Number 1920 x R.G.B. x 1080 pixel
Pixel Pitch (Sub Pixel) 0.1805 (H) x 0.5405 (V) mm
Pixel Arrangement RGB vertical stripe -
Display Colors 1.07G color
Display Operation Mode Transmissive mode / Normally Black -
Surface Treatment
Anti-Glare Coating (Haze 11%)
Hard Coating (3H)
(1)
- (2)
Note (1) Please refer to the attached drawings in chapter 9 for more information about the front and back outlines.
Note (2) The spec. of the surface treatment is temporarily for this phase. CMO reserves the rights to change this
feature.
5
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 0.0
www.panelook.com
Page 6
Global LCD Panel Exchange Center
1.5 MECHANICAL SPECIFICATION
1.5 MECHANICAL SPECIFICATIONS
Item Min. Typ. Max. Unit Note
Horizontal(H) - 1076.5 - mm
Vertical(V) - 634.7 - mm
Module Size
Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.
Depth(D) 10.8 mm To Rear
Depth(D)
Weight (10000) g
www.panelook.com
25.1
Issue Date:Dec.10.2009
Model No.: V460H1-LE2
mm To converter
Tentative
(1)
cover
6
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 0.0
www.panelook.com
Page 7
Global LCD Panel Exchange Center
2. ABSOLUTE MAXIMUM RATINGS
2.1 ABSOLUTE RATINGS OF ENVIRONMENT
Item Symbol
Storage Temperature TST -20 +60 ºC (1)
Operating Ambient Temperature TOP 0 50 ºC (1), (2)
www.panelook.com
Issue Date:Dec.10.2009
Model No.: V460H1-LE2
Tentative
Value
Unit Note
Min. Max.
X,Y
Shock (Non-Operating) SNOP
Vibration (Non-Operating) VNOP - 1.0 G (4), (5)
Note (1) Temperature and relative humidity range is shown in the figure below.
(a) 90 %RH Max. (Ta Љ 40 ºC).
(b) Wet-bulb temperature should be 39 ºC Max. (Ta > 40 ºC).
(c) No condensation.
Note (2) The maximum operating temperature is based on the test condition that the surface temperature of
display area is less than or equal to 65 ºC with LCD module alone in a temperature controlled chamber.
Thermal management should be considered in final product design to prevent the surface temperature of
display area from being over 65 ºC. The range of operating temperature may degrade in case of
improper thermal management in final product design.
Note (3) 11 ms, half sine wave, 1 time for ± X, ± Y, ± Z.
Note (4) 10 ~ 200 Hz, 10 min, 1 time each X, Y, Z.
Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that
the module would not be twisted or bent by the fixture.
axis
Z axis35 G (3), (5)
- 50 G (3), (5)
7
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 0.0
www.panelook.com
Page 8
Global LCD Panel Exchange Center
2.2 PACKAGE STORAGE
When storing modules as spares for a long time, the following precaution is necessary.
(a) Do not leave the module in high temperature, and high humidity for a long time, It is highly recommended to
store the module with temperature from 0 to 35 к at normal humidity without condensation.
(b) The module shall be stroed in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent
light.
2.3 ELECTRICAL ABSOLUTE RATINGS
2.3.1 TFT LCD MODULE
Item Symbol
Power Supply Voltage VCC -0.3 13.5 V
Logic Input Voltage VIN -0.3 3.6 V
www.panelook.com
Issue Date:Dec.10.2009
Model No.: V460H1-LE2
Tentative
Value
Unit Note
Min. Max.
(1)
2.3.2 BACKLIGHT CONVERTER UNIT
Value
Item Symbol
Min. Max.
Light Bar Voltage VW
Converter Input Voltage VBL 0 30 V (1)
Control Signal Level
Note (1) Permanent damage to the device may occur if maximum value s are exceeded. Function operation
should be restricted to the conditions described under Normal Operating Conditions.
Note (2) No moisture condensation or freezing.
Note (3) The control signals include On/Off Contro.l Internal PWM Control and External PWM Control.
Ё
Ё
-0.3 7 V (1), (3)
60 VRMS
Unit Note
8
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 0.0
www.panelook.com
Page 9
Global LCD Panel Exchange Center
3. ELECTRICAL CHARACTERISTICS
3.1 TFT LCD MODULE
(Ta = 25 ± 2 ºC)
Parameter Symbol
Power Supply Voltage VCC 10.8 12 13.2 V (1)
www.panelook.com
Issue Date:Dec.10.2009
Model No.: V460H1-LE2
Tentative
Value
Unit Note
Min. Typ. Max.
Rush Current I
White Pattern
Power Supply Current
Horizontal Stripe
Black Pattern
Differential Input High
Threshold Voltage
Differential Input Low
Threshold Voltage
LVDS
interface
Common Input Voltage VCM 1.0 1.2 1.4 V
- - 4.35 A (2)
RUSH
-
-
-
V
LVT H
- - -100 mV
V
LVT L
- 0.464 0.6 A
- 0.9 1.17 A
- 0.4 0.52 A
+100 - - mV
Differential input voltage |VID| 200 - 600 mV
- 100 - ohm
T
0 - 0.7 V
IL
CMOS
interface
Terminating Resistor R
Input High Threshold Voltage VIH 2.7 - 3.3 V
Input Low Threshold Voltage V
Note (1) The module should be always operated within the above ranges.
(3)
(4)
Note (2) Measurement condition:
9
Version 0.0
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 10
Global LCD Panel Exchange Center
www.panelook.com
Issue Date:Dec.10.2009
Model No.: V460H1-LE2
Tentative
(Low to H ig h)
Control Signal
SW
+12V
Vcc
Q1Si4485DY
Fus e
R1
1k
VR1
47k
C1
0.01uF
R2
Q2
2N7002
1k
(LCD Module Input)
C3
1uF
GND
Vcc rising time is 470us
Vcc
0.9Vcc
0.1Vcc
470us
10
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 0.0
www.panelook.com
Page 11
Global LCD Panel Exchange Center
Note (3) The specified power supply current is under the conditions at Vcc = 12 V, Ta = 25 ± 2 ºC, fv = 120 Hz,
whereas a power dissipation check pattern below is displayed.
www.panelook.com
Issue Date:Dec.10.2009
Model No.: V460H1-LE2
Tentative
a. White Pattern
Active Area
c. Horizontal Pattern
b. Black Pattern
Active Area
Note (4) The LVDS input characteristics are as follows:
11
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 0.0
www.panelook.com
Page 12
Global LCD Panel Exchange Center
3.2 BACKLIGHT UNIT
3.2.1 LED CHARACTERISTICS (Ta=25± 2 ºC)
Parameter Symbol
Forward Voltage V
LED Current I
3.2.2 CONVERTER CHARACTERISTICS
(Ta = 25 ± 2 ºC)
Parameter Symbol
Power Consumption PBL - TBD -- W IL =150mA
W
L
www.panelook.com
Value
Min. Typ. Max.
3.25 3.7 4.05
- 150
Value
Min. Typ. Max.
Unit Note
V
RMS
mA
Unit Note
Issue Date:Dec.10.2009
Model No.: V460H1-LE2
Tentative
I
RMS
=150.0mA
L
Power Supply Voltage VBL 22.8 24.0 25.2 VDC
Power Supply Current IBL - TBD - A Non Dimming
Input Ripple Noise - - - 912 mVP-P VBL=22.8V
Dimming Frequency FB 150 160 170 Hz
Minimum Duty Ratio DMIN - 5 - %
Note (1) The measurement condition of Max. value is based on 46" backlight unit under input voltage 24V,
average LED current 60 mA and lighting 30 minutes later.
12
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 0.0
www.panelook.com
Page 13
Global LCD Panel Exchange Center
www.panelook.com
3.2.3 CONVERTER INTERFACE CHARACTERISTICS
Issue Date:Dec.10.2009
Model No.: V460H1-LE2
Tentative
Parameter Symbol
ON
On/Off Control Voltage
VBLON
OFF
Internal PWM Control
Voltage
External PWM Control
Voltage
MAX
VIPWM
MIN
HI
VEPWM
LO
HI
Status Signal
Status
LO
VBL Rising Time Tr1
VBL Falling Time Tf1
Control Signal Rising Time Tr
0
0
0
30
30
Value
Ё
Ё
0
Ё
Ё
Ё
ЁЁ
ЁЁ
Te st
Condition
Ё
Min.Typ.Max.
2.0
Ё
Ё
2.853.0 3.15V maximum duty ratio
ЁЁ
Ё
2.0
Ё
Ё
3.0 3.3 3.6 V
Ё
Ё
Ё
ЁЁЁ
UnitNote
5.0 V
0.8 V
Ё
V minimum duty ratio
5.0 V
0.8 V
0.8 V
ms
ms
100 ms
Duty on
Duty off
Normal
Abnormal
10%-90%V
BL
Control Signal Falling Time Tf
PWM Signal Rising Time TPWMR
PWM Signal Falling Time TPWMF
Input Impedance Rin
PWM Delay Time TPWM
T
on
ЁЁЁ
ЁЁЁ
ЁЁЁ
Ё
Ё
Ё
1
100
300
ЁЁ
ЁЁ
ЁЁ
100 ms
50 us
50 us
MΩ
ms
ms
BLON Delay Time
T
on1
BLON Off Time Toff
Ё
Ё
300
300
ЁЁ
ЁЁ
ms
ms
Note (1) The Dimming signal should be valid before backlight turns on by BLON signal. It is inhibited to
change the internal/external PWM signal during backlight turn on period.
Note (2) The power sequence and control signal timing are shown in the following figure. For a certain
reason, the inverter has a possibility to be damaged with wrong power sequence and control
signal timing.
Note (3) While system is turned ON or OFF, the power sequences must follow as below descriptions:
Turn ON sequence: VBL
Ш PWM signal Ш BLON
Turn OFF sequence: BLOFF
Ш PWM signal Ш VBL
13
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 0.0
www.panelook.com
Page 14
Global LCD Panel Exchange Center
www.panelook.com
Issue Date:Dec.10.2009
Model No.: V460H1-LE2
Tentative
V
V
V
BL
V
BLON
EPWM
IPWM
9
Toff
%/
Tf1
9
%/
Tr1
9
%/
9
%/
2.0V
0.8V
Ton
Ton1
0
0
Backlight on duration
Tr
Tf
Ext. Dimming Function
PWMR
T
2.0V
0
0.8V
T
PWM
PWMF
T
Floating
3.3V
0
Floating
Int. Dimming Function
V
W
External
PWM
Period
External
PWM Duty
100%
Minimun
Duty
14
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 0.0
www.panelook.com
Page 15
Global LCD Panel Exchange Center
4. BLOCK DIAGRAM OF INTERFACE
4.1 TFT LCD MODULE
www.panelook.com
Issue Date:Dec.10.2009
Model No.: V460H1-LE2
Tentative
CONVERTER CONNECTOR
CN1: CI0114M1HR0-LF
(CvilLux) or equivalent
15
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 0.0
www.panelook.com
Page 16
Global LCD Panel Exchange Center
5. INPUT TERMINAL PIN ASSIGNMENT
5.1 TFT LCD Module Input
CNF1 Connector Pin Assignment (FI-RE41S-HF(JAE) or equivalent)
PinName Description Note
1 GND Ground
2 N.C. No Connection
3 N.C. No Connection
4 N.C. No Connection
5 N.C. No Connection
6 N.C. No Connection
7 N.C. No Connection
8 N.C. No Connection
9 GND Ground
10 CH3_0N Third Pixel
11CH3_0P Third Pixel
12 CH3_1N Third Pixel
13 CH3_1P Third Pixel
14 CH3_2N Third Pixel
15 CH3_2P Third Pixel
16 GND Ground
17 CH3_CLKN
18 CH3_CLKP
19 GND Ground
20 CH3_3N Third Pixel
21 CH3_3P Third Pixel
22 CH3_4N Third Pixel
23 CH3_4P Third Pixel
24 N.C. No Connection
25 N.C. No Connection
26 CH4_0N Fourth Pixel
27 CH4_0P Fourth Pixel
28 CH4_1N Fourth Pixel
29 CH4_1P Fourth Pixel
30 CH4_2N Fourth Pixel
31 CH4_2P Fourth Pixel
32 GND Ground
33 CH4_CLKN
34 CH4_CLKP
35 GND Ground
36 CH4_3N Fourth Pixel
37 CH4_3P Fourth Pixel
38 CH4_4N Fourth Pixel
39 CH4_4P Fourth Pixel
40 N.C. No Connection
41 N.C. No Connection
Third Pixel Negative LVDS differential clock input.
Third Pixel Positive LVDS differential clock input.
Negative LVDS differential data input. Channel 0
Positive LVDS differential data input. Channel 0
Negative LVDS differential data input. Channel 1
Positive LVDS differential data input. Channel 1
Negative LVDS differential data input. Channel 2
Positive LVDS differential data input. Channel 2
Negative LVDS differential data input. Channel 3
Positive LVDS differential data input. Channel 3
Negative LVDS differential data input. Channel 4
Positive LVDS differential data input. Channel 4
Negative LVDS differential data input. Channel 0
Positive LVDS differential data input. Channel 0
Negative LVDS differential data input. Channel 1
Positive LVDS differential data input. Channel 1
Negative LVDS differential data input. Channel 2
Positive LVDS differential data input. Channel 2
Negative LVDS differential data input. Channel 3
Positive LVDS differential data input. Channel 3
Negative LVDS differential data input. Channel 4
Positive LVDS differential data input. Channel 4
www.panelook.com
Issue Date:Dec.10.2009
Model No.: V460H1-LE2
Tentative
(1)
(4)
(4)
(1)
(4)
(4)
(1)
16
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 0.0
www.panelook.com
Page 17
Global LCD Panel Exchange Center
CNF2 Connector Pin Assignment (FI-RE51S-HF (JAE) or equivalent )
PinName Description Note
1 N.C. No Connection
2 N.C. No Connection
3 N.C. No Connection
4 N.C. No Connection
5 N.C. No Connection
6 N.C. No Connection
7 SELLVDS LVDS data format Selection (2)
8 N.C. No Connection
9 N.C. No Connection
10 N.C. No Connection
11GND Ground
12 CH1_0N First Pixel
13 CH1_0P First Pixel
14 CH1_1N First Pixel
15 CH1_1P First Pixel
16 CH1_2N First Pixel
17 CH1_2P First Pixel
18 GND Ground
19 CH1_CLKN
20 CH1_CLKP
21 GND Ground
22 CH1_3N First Pixel
23 CH1_3P First Pixel
24 CH1_4N First Pixel
25 CH1_4P First Pixel
26 N.C. No Connection
27 N.C. No Connection
28 CH2_0N Second Pixel
29 CH2_0P Second Pixel
30 CH2_1N Second Pixel
31 CH2_1P Second Pixel
32 CH2_2N Second Pixel
33 CH2_2P Second Pixel
34 GND Ground
35 CH2_CLKN
36 CH2_CLKP
37 GND Ground
38 CH2_3N Second Pixel
39 CH2_3P Second Pixel
40 CH2_4N Second Pixel
41 CH2_4P Second Pixel
42 N.C. No Connection
43 N.C. No Connection
44 GND Ground
First Pixel Negative LVDS differential clock input.
First Pixel Positive LVDS differential clock input.
Second Pixel Negative LVDS differential clock input.
Second Pixel Positive LVDS differential clock input.
Negative LVDS differential data input. Channel 0
Positive LVDS differential data input. Channel 0
Negative LVDS differential data input. Channel 1
Positive LVDS differential data input. Channel 1
Negative LVDS differential data input. Channel 2
Positive LVDS differential data input. Channel 2
Negative LVDS differential data input. Channel 3
Positive LVDS differential data input. Channel 3
Negative LVDS differential data input. Channel 4
Positive LVDS differential data input. Channel 4
www.panelook.com
Negative LVDS differential data input. Channel 0
Positive LVDS differential data input. Channel 0
Negative LVDS differential data input. Channel 1
Positive LVDS differential data input. Channel 1
Negative LVDS differential data input. Channel 2
Positive LVDS differential data input. Channel 2
Negative LVDS differential data input. Channel 3
Positive LVDS differential data input. Channel 3
Negative LVDS differential data input. Channel 4
Positive LVDS differential data input. Channel 4
Issue Date:Dec.10.2009
Model No.: V460H1-LE2
Tentative
(1)
(1)
(3)
(3)
(1)
(3)
(3)
(1)
17
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 0.0
www.panelook.com
Page 18
Global LCD Panel Exchange Center
45 GND Ground
46 GND Ground
47 N.C. No Connection
48 Vin Power input (+12V)
49 Vin Power input (+12V)
50 Vin Power input (+12V)
51 Vin Power input (+12V)
Note (1) Please be reserved to open.
Note (2) Low or Open: VESA Format(default), connect to GND. High: JEIDA Format, connect to +3.3V.
Note (3) LVDS 4-Port Data Mapping
Port CH of LVDS Data Stream
1st Port First pixel 1, 5, 9, ..........., 1913, 1917
2nd Port Second pixel 2, 6, 10, ........., 1914, 1918
3rd Port Third pixel 3, 7, 11, ........., 1915, 1919
4th Port Fourth pixel 4, 8, 12, ........., 1916, 1920
www.panelook.com
Issue Date:Dec.10.2009
Model No.: V460H1-LE2
Tentative
18
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 0.0
www.panelook.com
Page 19
Global LCD Panel Exchange Center
5.2 BACKLIGHT UNIT
The pin configuration for the housing and the leader wire is shown in the table below.
CN2, 4 : 51281-1094 (Molex) or 7083K-F10N-00L(E&T)
Pin №Symbol Feature NOTE
1 N4
2 N3
3 N2
4 N1
5 NC
6 NC
7 NC
8 NC
9 VLED
10 VLED
www.panelook.com
Issue Date:Dec.10.2009
Model No.: V460H1-LE2
Tentative
Negative of LED String
No Connection
Positive of LED String
19
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 0.0
www.panelook.com
Page 20
Global LCD Panel Exchange Center
5.3 CONVERTER UNIT
CN1:
CI0114M1HR0-LF (CvilLux)
Pin №Symbol Feature
1
2
www.panelook.com
Issue Date:Dec.10.2009
Model No.: V460H1-LE2
Tentative
or equivalent
3
4
5
6
7
8
9
10
11 STAT US
12 E_PWM External PWM Control Signal
13 I_PWM Internal PWM Control Signal
14 BLON BL ON/OFF
Note (1) Pin 12: External PWM control (use pin 12): Pin 13 must open.
VBL +24V
GND GND
Normal (3.3V)
Abnormal(GND)
Note (2) Pin 13: Internal PWM control (use pin 13): Pin 12 must open.
Note (3) Pin 12 and Pin 13 can’t open in the same period.
CN2, 4 : 51281-1094 (Molex) or 7083K-F10N-00L(E&T)
Pin №Symbol Feature NOTE
1 N4
2 N3
3 N2
4 N1
5 NC
6 NC
7 NC
8 NC
9 VLED
10 VLED
Negative of LED String
No Connection
Positive of LED String
20
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 0.0
www.panelook.com
Page 21
Global LCD Panel Exchange Center
5.4 BLOCK DIAGRAM OF INTERFACE
www.panelook.com
Issue Date:Dec.10.2009
Model No.: V460H1-LE2
Tentative
ARx0 +
ARx0 -
ARx1 +
ARx1 -
ARx2 +
ARx2 -
ARx3 +
ARx3 -
ARx4 +
ARx4 -
ACLK +
ACLK -
51Ω
51Ω
51Ω
51Ω
51Ω
51Ω
51Ω
51Ω
51Ω
51Ω
51Ω
51Ω
100pF
100pF
100pF
100pF
100pF
100pF
RxOUT
AR0 Ω AR9
AG0 Ω AG9
AB0 Ω AB9
DE
PLL
BRx0 +
BRx0 -
BRx1 +
BRx1 -
BRx2 +
BRx2 -
BRx3 +
BRx3 -
BRx4 +
BRx4 -
BCLK +
BCLK -
51Ω
51Ω
51Ω
51Ω
51Ω
51Ω
51Ω
51Ω
51Ω
51Ω
51Ω
51Ω
100pF
100pF
100pF
100pF
100pF
100pF
PLL
BR0 Ω BR9
BG0 Ω BG9
BB0 Ω BB9
DCLK
DCLK
Timing
Controller
LVDS Receiver
(MASTER)
LVDS INPUT
21
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 0.0
www.panelook.com
Page 22
Global LCD Panel Exchange Center
AR0~AR9: First pixel R data
AG0~AG9: First pixel G data
AB0~AB9: First pixel B data
BR0~BR9: Second pixel R data
BG0~BG9: Second pixel G data
BB0~BB9: Second pixel B data
DE: Data enable signal
DCLK: Data clock signal
The third and fourth pixel are followed the same rules.
CR0~CR9: Third pixel R data
CG0~CG9: Third pixel G data
www.panelook.com
Issue Date:Dec.10.2009
Model No.: V460H1-LE2
Tentative
CB0~CB9: Third pixel B data
DR0~DR9: Fourth pixel R data
DG0~DG9: Fourth pixel G data
DB0~DB9: Fourth pixel B data
Note (1) A ~ D channel are first, second, third and fourth pixel respectively.
Note (2) The system must have the transmitter to drive the module.
Note (3) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line
when it is used differentially.
22
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 0.0
www.panelook.com
Page 23
Global LCD Panel Exchange Center
5.5 LVDS INTERFACE
VESA Format : SELLVDS = L or Open
JEIDA Format : SELLVDS = H
VESA Format
www.panelook.com
Issue Date:Dec.10.2009
Model No.: V460H1-LE2
Tentative
Current Cycle
AR 0P
AR 0N
AR 1P
AR 1N
AR 2P
AR 2N
AR 3P
AR 3N
AR 4P
AR 4N
JEIDA Format
AR 0P
AR 0N
AR 1P
AR 1N
AR0
AG1
AB2
AR6
AR4
AG5
AG0AR5
AB1
DEVSHSAB5AB4AB3AB2
REVAB7AB6AG7AG6AR7AR6
REVAB9AB8AG9AG8AR9AR8AR8REV
AG4AR7
AB5
AB0AG5AG4AG3AG2AG1
AB4AG7AG6AG5AG9AG8
AR4AR3AR2AR1AR0
AR6AR5AR4AR9AR8
AG0
AB1
DE
REV
AG4
AB5
AR 2P
AR 2N
AR 3P
AR 3N
AR 4P
AR 4N
AR0~AR9: First Pixel R Data (9; MSB, 0; LSB)
AG0~AG9: First Pixel G Data (9; MSB, 0; LSB)
AB0~AB9: First Pixel B Data (9; MSB, 0; LSB)
DE : Data enable signal
DCLK : Data clock signal
RSVD : Reserved
AB6
AR2
DEVSHSAB7AB6AB9AB8
REVAB3AB2AG3AG2AR3AR2
REVAB1AB0AG1AG0AR1AR0AR0REV
23
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
DE
REV
Version 0.0
www.panelook.com
Page 24
Global LCD Panel Exchange Center
5.6 COLOR DATA INPUT ASSIGNMENT
The brightness of each primary color (red, green and blue) is based on the 10-bit gray scale data input for the
color. The higher the binary input, the brighter the color. The table below provides the assignment of the color