Global LCD Panel Exchange Center
MODEL NO.: V420H2
www.panelook.com
PRODUCT SPECIFICATION
ϭTentative Specification
ϮPreliminary Specification
ϭApproval Specification
SUFFIX: PS1
Customer:
APPROVED BY SIGNATURE
Name / Title
Note
Please return 1 copy for your confirmation with your
signature and comments.
Approved By Checked By Prepared By
Chao-Chun Chung Ken Wu Carlos Li
Version 1.0 1 DateΚΚΚΚ14 Mar. 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
PRODUCT SPECIFICATION
CONTENTS
1. GENERAL DESCRIPTION..........................................................................................................................................4
1.1 OVERVIEW....................................................................................................................................................... 4
1.2 FEATURES ....................................................................................................................................................... 4
1.3 MECHANICAL SPECIFICATIONS ................................................................................................................... 4
2. ABSOLUTE MAXIMUM RATINGS..............................................................................................................................5
2.1 ABSOLUTE RATINGS OF ENVIRONMENT .................................................................................................... 5
2.2 PACKAGE STORAGE...................................................................................................................................... 6
2.3 ELECTRICAL ABSOLUTE RATINGS .............................................................................................................. 6
3. ELECTRICAL CHARACTERISTICS...........................................................................................................................7
3.1 TFT LCD MODULE .......................................................................................................................................... 7
4. BLOCK DIAGRAM OF INTERFACE ........................................................................................................................10
4.1 TFT LCD MODULE ........................................................................................................................................ 10
5. INTERFACE PIN CONNECTION .............................................................................................................................. 11
5.1 TFT LCD MODULE ........................................................................................................................................ 11
5.2 BLOCK DIAGRAM OF INTERFACE.............................................................................................................. 17
5.3 LVDS INTERFACE ......................................................................................................................................... 19
5.4 COLOR DATA INPUT ASSIGNMENT ............................................................................................................ 20
6. INTERFACE TIMING.................................................................................................................................................22
6.1 INPUT SIGNAL TIMING SPECIFICATIONS .................................................................................................. 22
6.2 POWER ON/OFF SEQUENCE....................................................................................................................... 26
7. OPTICAL CHARACTERISTICS................................................................................................................................28
7.1 TEST CONDITIONS ....................................................................................................................................... 28
8. DEFINITION OF LABELS.........................................................................................................................................33
8.1 CMI MODULE LABEL.................................................................................................................................... 33
9. PACKAGING .............................................................................................................................................................34
9.1 PACKING SPECIFICATIONS......................................................................................................................... 34
9.2 PACKING METHOD ....................................................................................................................................... 34
10. INTERNATIONAL STANDARD...............................................................................................................................36
10.1 ASSEMBLY AND HANDLING PRECAUTIONS........................................................................................... 36
10.2 SAFETY PRECAUTIONS............................................................................................................................. 37
11. MECHANICAL CHARACTERISTICS......................................................................................................................38
Version 1.0 2 DateΚΚΚΚ14 Mar. 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
Version Date Page(New) Section Description
Ver. 1.0 Mar. 14,2011 All All The Preliminary specification was first issued.
www.panelook.com
PRODUCT SPECIFICATION
REVISION HISTORY
Version 1.0 3 DateΚΚΚΚ14 Mar. 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
g
g
1. GENERAL DESCRIPTION
1.1 OVERVIEW
V420H2-PS1 is a 42” TFT Liquid Crystal Display product with driver ICs and 4ch-LVDS interface. This
product supports 1920 x 1080 Full HDTV format and can display 1.07G colors (8-bit + FRC).
1.2 FEATURES
CHARACTERISTICS ITEMS SPECIFICATIONS
Screen Diagonal [in] 42.02
Pixels [lines] 1920 × 1080
Active Area [mm] 930.24(H) × 523.26(V) (42” diagonal)
Sub-Pixel Pitch [mm] 0.1615(H) × 0.4845(V)
Pixel Arrangement RGB vertical stripe
Weight [g] TYP. 2155 g
Physical Size [mm] 965.24(W) 566.51(H) 1.75(D) Typ.
Display Mode Transmissive mode / Normallly black
Contrast Ratio 5000:1 Typ.
Glass thickness (Array / CF) [mm] 0.7 / 0.7
Viewing Angle (CR>20) +88/-88(H), +88/-88(V) Typ. (CR 20)Њ
Color Chromaticity
www.panelook.com
PRODUCT SPECIFICATION
(Typical value measure at CMI’s module)
(Typical value measure at CMI’s module)
R=(0.652, 0.325)
G=(0.293, 0.599)
B=(0.133,0.110)
W=(0.310, 0.361)
ht source is the standard light source “C” which is defined by
(Li
CIE and drivin
voltages.)
Cell Transparency [%] 4.6%
Polarizer Surface Treatment Anti-Glare coating (Haze 11%), Hard coating (3H)
voltages are based on suitable gamma
1.3 MECHANICAL SPECIFICATIONS
Item Min. Typ. Max. Unit Note
Weight 2105 2155 2205 g -
I/F connector mounting position
Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.
Note (2) Connector mounting position
The mounting inclination of the connector makes the
screen center within ± 0.5mm as the horizontal.
(2)
Version 1.0 4 DateΚΚΚΚ14 Mar. 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
2. ABSOLUTE MAXIMUM RATINGS
2.1 ABSOLUTE RATINGS OF ENVIRONMENT
Item Symbol
Storage Temperature TST -20 +60 ºC (1)
Operating Ambient Temperature T
Vibration (Non-Operating) V
Note (1) Temperature and relative humidity range is shown in the figure below.
(a) 90 %RH Max. (Ta Љ 40 ºC).
(b) Wet-bulb temperature should be 39 ºC Max. (Ta > 40 ºC).
(c) No condensation.
Note (2) The maximum operating temperature is based on the test condition that the surface temperature of display
area is less than or equal to 65 ºC with LCD module alone in a temperature controlled chamber. Thermal
management should be considered in final product design to prevent the surface temperature of display
www.panelook.com
PRODUCT SPECIFICATION
Value
Min. Max.
OP
- 1.0 G (3), (4)
NOP
0 +50 ºC (1), (2)
Unit Note
area from being over 65 ºC. The range of operating temperature may degrade in case of improper thermal
management in final product design.
Note (3) 10 ~ 200 Hz, 10 min, 1 time each X, Y, Z.
Note (4) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so
that the module would not be twisted or bent by the fixture.
100
90
80
60
Operating Range
40
20
10
Storage Range
8060-20 40020-40
Temperature (ºC)
Version 1.0 5 DateΚΚΚΚ14 Mar. 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
2.2 PACKAGE STORAGE
When storing modules as spares for a long time, the following precaution is necessary.
(a) Do not leave the module in high temperature, and high humidity for a long time. It is highly recommended to
store the module with temperature from 0 to 35 at normal humidity without condensation.к
(b)The module shall be stored in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent
light.
2.3 ELECTRICAL ABSOLUTE RATINGS
2.3.1 TFT LCD MODULE
Item Symbol
Power Supply Voltage Vcc -0.3 13.5 V
Input Signal Voltage VIN -0.3 3.6 V
www.panelook.com
PRODUCT SPECIFICATION
Value
Min. Max.
Unit Note
2.3.2 BACKLIGHT UNIT
Item Symbol
Light Bar Voltage VW Ta = 25 к - - 60 V
Converter Input Voltage VBL - 0 - 30 V
Control Signal Level - - -0.3 - 7 V
Note (1) Permanent damage to the device may occur if maximum values are exceeded. Functional operation
should be restricted to the conditions described under normal operating conditions.
Note (2) No moisture condensation or freezing.
Note (3) The control signals include On/Off Control and Internal PWM Control.
Te st
Condition
Min. Type Max. Unit Note
RMS
3D Mode
Version 1.0 6 DateΚΚΚΚ14 Mar. 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
PRODUCT SPECIFICATION
3. ELECTRICAL CHARACTERISTICS
3.1 TFT LCD MODULE
Ta = 25 ± 2 ºC
Value
Parameter Symbol
Min. Typ. Max.
Unit Note
Power Supply Voltage V
Rush Current I
White Pattern - 21.1 21.9 W
Power
Consumption
Horizontal
Stripe
Black Pattern - 8 8.1 W
White Pattern - - 1.8 1.8 A
Power
Horizontal
Supply
Stripe
Current
Black Pattern - - 0.7 0.7 A
Differential
Input High
Threshold
V
Voltage
Differential
LVDS
interface
Input Low
Threshold
Voltage
Common Input
V
Voltage
Differential
input voltage
Terminating
Resistor
CC
RUSH
10.8 12 13.2 V (1)
- - 4.7 A (2)
- 20.9 21.7 W
- - 1.7 1.8 A
+100 - - mV
LVT H
LVT L
V
CM
| 200 - 600 mV
|V
ID
R
T
- - -100 mV
1.0 1.2 1.4 V
- 100 - ohm
(3)
(4)
Input High
2.7 - 3.3 V
0 - 0.7 V
CMOS
interface
Threshold
Voltage
Input Low
Threshold
V
IH
V
IL
Voltage
Note (1) The module should be always operated within above ranges.
Note (2) Measurement Conditions:
Version 1.0 7 DateΚΚΚΚ14 Mar. 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
PRODUCT SPECIFICATION
Vcc rising time is 470us
Vcc
0.9Vcc
0.1Vcc
GND
470us
Note (3) The specified power consumption and power supply current is under the conditions at Vcc = 12 V, Ta =
25 ± 2 ºC, f
a. White Pattern
= 120 Hz, whereas a power dissipation check pattern below is displayed.
v
b. Black Pattern
Active Area
Version 1.0 8 DateΚΚΚΚ14 Mar. 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
c. Horizontal Stripe Pattern
www.panelook.com
PRODUCT SPECIFICATION
Active Area
Note (4) The LVDS input characteristics are as follows:
Version 1.0 9 DateΚΚΚΚ14 Mar. 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
4. BLOCK DIAGRAM OF INTERFACE
4.1 TFT LCD MODULE
www.panelook.com
PRODUCT SPECIFICATION
TFT LCD PANEL
(1920x3x1080)
CH1_0(+/-)
CH1_1(+/-)
CH1_2(+/-)
CH1_3(+/-)
CH1_4(+/-)
CH1_CLK(+/-)
OUTPUT CONNECTOR
CN6: LM123S-010-H-TF1-3,
or equivalent
L/R_O
INPUT CONNECTOR
CNF1: FI-RE51S-HF,JAE,
or equivalent
CH2_0(+/-)
CH2_1(+/-)
CH2_2(+/-)
CH2_3(+/-)
CH2_4(+/-)
CH2_CLK(+/-)
SELLVDS
X(R) Board X(L) Board
C Board
INPUT CONNECTOR
CNF2: FI-RE41S-HF,JAE,
or equivalent
CH3_0(+/-)
CH3_1(+/-)
CH3_2(+/-)
CH3_3(+/-)
CH3_4(+/-)
CH3_CLK(+/-)
2D/3D
L/R
LD_EN
VCC
L/R_O
GND
CH4_0(+/-)
CH4_1(+/-)
CH4_2(+/-)
CH4_3(+/-)
CH4_4(+/-)
CH4_CLK(+/-)
Version 1.0 10 DateΚΚΚΚ14 Mar. 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
5. INTERFACE PIN CONNECTION
5.1 TFT LCD MODULE
CNF1 Connector Pin Assignment: (FI-RE51S-HF(JAE) or equivalent)
Pin Name Description Note
1 N.C. No Connection
2 N.C. No Connection
3 N.C. No Connection
4 N.C. No Connection
www.panelook.com
PRODUCT SPECIFICATION
(1)
5 L/R_O Output signal for Left Right Glasses control
6 N.C. No Connection (1)
7 SELLVDS LVDS Data Format Selection (2)(6)
8 N.C. No Connection
9 N.C. No Connection
10 N.C. No Connection
11 GND Ground
12 CH1[0]- First pixel Negative LVDS differential data input. Pair 0
13 CH1[0]+ First pixel Positive LVDS differential data input. Pair 0
14 CH1[1]- First pixel Negative LVDS differential data input. Pair 1
15 CH1[1]+ First pixel Positive LVDS differential data input. Pair 1
16 CH1[2]- First pixel Negative LVDS differential data input. Pair 2
17 CH1[2]+ First pixel Positive LVDS differential data input. Pair 2
18 GND Ground
ʻˌʼ
(1)
19 CH1CLK- First pixel Negative LVDS differential clock input.
20 CH1CLK+ First pixel Positive LVDS differential clock input.
21 GND Ground
22 CH1[3]- First pixel Negative LVDS differential data input. Pair 3
23 CH1[3]+ First pixel Positive LVDS differential data input. Pair 3
24 CH1[4]- First pixel Negative LVDS differential data input. Pair 4
25 CH1[4]+ First pixel Positive LVDS differential data input. Pair 4
26 2D/3D Input signal for 2D/3D Mode Selection (3)(7)
27 L/R Input signal for Left Right eye frame synchronous (4)(7)
28 CH2[0]- Second pixel Negative LVDS differential data input. Pair 0
Version 1.0 11 DateΚΚΚΚ14 Mar. 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
29 CH2[0]+ Second pixel Positive LVDS differential data input. Pair 0
30 CH2[1]- Second pixel Negative LVDS differential data input. Pair 1
31 CH2[1]+ Second pixel Positive LVDS differential data input. Pair 1
32 CH2[2]- Second pixel Negative LVDS differential data input. Pair 2
33 CH2[2]+ Second pixel Positive LVDS differential data input. Pair 2
34 GND Ground
35 CH2CLK- Second pixel Negative LVDS differential clock input.
36 CH2CLK+ Second pixel Positive LVDS differential clock input.
37 GND Ground
38 CH2[3]- Second pixel Negative LVDS differential data input. Pair 3
www.panelook.com
PRODUCT SPECIFICATION
39 CH2[3]+ Second pixel Positive LVDS differential data input. Pair 3
40 CH2[4]- Second pixel Negative LVDS differential data input. Pair 4
41 CH2[4]+ Second pixel Positive LVDS differential data input. Pair 4
42 LD_EN Input signal for Local Dimming Enable (5)(7)
43 N.C. No Connection (1)
44 GND Ground
45 GND Ground
46 GND Ground
47 N.C. No Connection (1)
48 VCC +12V power supply
49 VCC +12V power supply
50 VCC +12V power supply
51 VCC +12V power supply
Version 1.0 12 DateΚΚΚΚ14 Mar. 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
PRODUCT SPECIFICATION
CNF2 Connector Pin Assignment (FI-RE41S-HF (JAE) or equivalent)
Pin Name Description
1 N.C. No Connection
2 N.C. No Connection
3 N.C. No Connection
4 N.C. No Connection
5 N.C. No Connection
6 N.C. No Connection
7 N.C. No Connection
8 N.C. No Connection
9 GND Ground
10 CH3[0]- Third pixel Negative LVDS differential data input. Pair 0
11 CH3[0]+ Third pixel Positive LVDS differential data input. Pair 0
12 CH3[1]- Third pixel Negative LVDS differential data input. Pair 1
13 CH3[1]+ Third pixel Positive LVDS differential data input. Pair 1
ˡ˸ʳ
ʻ˄ʼʳ
ʳ
ʳ
ʳ
ʳ
ʳ
14 CH3[2]- Third pixel Negative LVDS differential data input. Pair 2
15 CH3[2]+ Third pixel Positive LVDS differential data input. Pair 2
16 GND Ground
17 CH3CLK- Third pixel Negative LVDS differential clock input.
18 CH3CLK+ Third pixel Positive LVDS differential clock input.
19 GND Ground
20 CH3[3]- Third pixel Negative LVDS differential data input. Pair 3
21 CH3[3]+ Third pixel Positive LVDS differential data input. Pair 3
22 CH3[4]- Third pixel Negative LVDS differential data input. Pair 4
23 CH3[4]+ Third pixel Positive LVDS differential data input. Pair 4
24 GND Ground
25 GND Ground
26 CH4[0]- Fourth pixel Negative LVDS differential data input. Pair 0
27 CH4[0]+ Fourth pixel Positive LVDS differential data input. Pair 0
ʳ
ʳ
ʳ
ʳ
ʳ
ʳ
ʳ
ʳ
ʳ
ʳ
ʳ
ʳ
ʳ
ʳ
28 CH4[1]- Fourth pixel Negative LVDS differential data input. Pair 1
29 CH4[1]+ Fourth pixel Positive LVDS differential data input. Pair 1
30 CH4[2]- Fourth pixel Negative LVDS differential data input. Pair 2
Version 1.0 13 DateΚΚΚΚ14 Mar. 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
ʳ
ʳ
ʳ
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
PRODUCT SPECIFICATION
31 CH4[2]+ Fourth pixel Positive LVDS differential data input. Pair 2
32 GND Ground
33 CH4CLK- Fourth pixel Negative LVDS differential clock input.
34 CH4CLK+ Fourth pixel Positive LVDS differential clock input.
35 GND Ground
36 CH4[3]- Fourth pixel Negative LVDS differential data input. Pair 3
37 CH4[3]+ Fourth pixel Positive LVDS differential data input. Pair 3
38 CH4[4]- Fourth pixel Negative LVDS differential data input. Pair 4
39 CH4[4]+ Fourth pixel Positive LVDS differential data input. Pair 4
40 GND Ground
41 GND Ground
CN6 Connector Pin Assignment (LM123S-010-H-TF1-3 (UNE) or equivalent)
ʳ
ʳ
ʳ
ʳ
ʳ
ʳ
ʳ
1 N.C. No Connection
2 N.C. No Connection
3 N.C. No Connection
4 GND Ground
5 N.C. No Connection
6 L/R_O Output signal for Left Right Glasses control
7 N.C. No Connection
8 N.C. No Connection
9 N.C. No Connection
10 N.C. No Connection
Note (1) Reserved for internal use. Please leave it open.
Note (2) LVDS format selection.
L= Connect to GNDʿʳH=Connect to +3.3˩ʳor Open
SELLVDS Note
L JEDIA Format
H or Open VESA Format
ʻ˄ʼ
ʻ˄ʼ
ʻˌʼ
ʻ˄ʼ
Note (3) 2D/3D mode selection.
L= Connect to GN˗ʳʳˢ˸ʿʳH=Connect to +3.3˩
2D/3D Note
Version 1.0 14 DateΚΚΚΚ14 Mar. 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
g
L or Open 2D Mode
H3D Mode
Note (4) Input signal for Left Right eye frame synchronous
www.panelook.com
PRODUCT SPECIFICATION
V
Note (5) Local dimming enable selection.
Note (6) SELLVDS signal pin connected to the LCM side has the following diagram.
=0~0.8 V, VIH=2.0~3.3 V
IL
L/R Note
LRi
H Left synchronous signal
L= Connect to GN˗ʳʳˢ˸ʿʳH=Connect to +3.3˩
LD_EN Note
L or Open Local Dimming Disable
H Local Dimming Enable
R1 in the system side should be less than 1K Ohm. (R1 < 1K Ohm)
ht synchronous signal
Note (7) 2D/3D, L/R and LD_EN signal pin connected to the LCM side has the following diagram.
R1 in the system side should be less than 1K Ohm. (R1 < 1K Ohm)
Version 1.0 15 DateΚΚΚΚ14 Mar. 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
g
Note (8) LVDS 4-port Data Mapping
www.panelook.com
PRODUCT SPECIFICATION
Port Channel of LVDS Data Stream
1st Port First Pixel 1, 5, 9, ……1913, 1917
2nd Port Second Pixel 2, 6, 10, ….1914, 1918
3rd Port Third Pixel 3, 7, 11, ….1915, 1919
4th Port Fourth Pixel 4, 8, 12, ….1916, 1920
Note (9) The definition of L/R_O signal as follows
L= 0VʳʿʳH= +3.3˩ʳ
L/R_O Note
LRi
H Left glass turn on
ht glass turn on
Version 1.0 16 DateΚΚΚΚ14 Mar. 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
5.2 BLOCK DIAGRAM OF INTERFACE
www.panelook.com
PRODUCT SPECIFICATION
Version 1.0 17 DateΚΚΚΚ14 Mar. 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
AR0~AR9: First pixel R data
AG0~AG9: First pixel G data
AB0~AB9: First pixel B data
BR0~BR9: Second pixel R data
BG0~BG9: Second pixel G data
BB0~BB9: Second pixel B data
DE: Data enable signal
DCLK: Data clock signal
The third and fourth pixel are followed the same rules.
CR0~CR9: Third pixel R data
CG0~CG9: Third pixel G data
CB0~CB9: Third pixel B data
www.panelook.com
PRODUCT SPECIFICATION
DR0~DR9: Fourth pixel R data
DG0~DG9: Fourth pixel G data
DB0~DB9: Fourth pixel B data
Note (1) A ~ D channel are first, second, third and fourth pixel respectively.
Note (2) The system must have the transmitter to drive the module.
Note (3) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it is
used differentially.
Version 1.0 18 DateΚΚΚΚ14 Mar. 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
5.3 LVDS INTERFACE
JEIDA Format : SELLVDS = L
VESA Format : SELLVDS = H or Open
www.panelook.com
PRODUCT SPECIFICATION
AR0~AR9: First Pixel R Data (9; MSB, 0; LSB)
AG0~AG9: First Pixel G Data (9; MSB, 0; LSB)
AB0~AB9: First Pixel B Data (9; MSB, 0; LSB)
DE : Data enable signal
DCLK : Data clock signal
RSV: Reserved
Version 1.0 19 DateΚΚΚΚ14 Mar. 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
5.4 COLOR DATA INPUT ASSIGNMENT
The brightness of each primary color (red, green and blue) is based on the 10-bit gray scale data input for the color.
The higher the binary input, the brighter the color. The table below provides the assignment of the color versus data
input.
www.panelook.com
PRODUCT SPECIFICATION
Data Signal
Basic
Colors
Gray
Scale
Of
Red
Color
Black
Red
Green
Blue
Cyan
Magenta
Yellow
White
Red (0) / Dark
Red (1)
Red (2)
:
:
Red (1021)
Red (1022)
Red Green Blue
R9 R8 R7 R6 R5 R4 R3 R2 R1 R0 G9 G8 G7 G6 G5 G4 G3 G2 G1 G0 B9 B8 B7 B6 B5 B4 B3 B2 B1 B0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
;
:
:
1
1
1
1
1
1
1
1
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
0
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
0
0
0
0
0
0
0
0
0
1
1
1
0
1
0
0
0
:
:
0
0
Gray
Scale
Of
Green
Gray
Scale
Of
Blue
Red (1023)
Green (0) / Dark
Green (1)
Green (2)
:
:
Green (1021)
Green (1022)
Green (1023)
Blue (0) / Dark
Blue (1)
Blue (2)
:
:
Blue (1021)
Blue (1022)
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
1
1
1
1
1
1
0
0
0
0
0
0
0
:
:
:
:
:
:
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
1
0
:
:
:
:
:
:
1
0
1
1
1
0
Version 1.0 20 DateΚΚΚΚ14 Mar. 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
Blue (1023) 0 0 000000000000000000111111111 1
Note (1) 0: Low Level Voltage, 1: High Level Voltage
5.5 FLICKER (Vcom) ADJUSTMENT
(1) Adjustment Pattern:
Flicker pattern was shown as below. If customer need below pattern, please directly contact with Account FAE.
ʳ
˙˴˸ʳˡʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳ˙˴˸ʳˡʾ˄ʳ
www.panelook.com
PRODUCT SPECIFICATION
ʳʳʳʳʳʳʳʳʳʳʳʳʳʳ ʳ
!
(2) Adjustment method: (Digital V-com)
Programmable memory IC is used for Digital V-com adjustment in this model. CMI provide Auto Vcom tools to
adjust Digital V-com.The detail connection and setting instruction, please directly contact with Account FAE to
refer CMI Auto V-com adjustment OI.
Version 1.0 21 DateΚΚΚΚ14 Mar. 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
PRODUCT SPECIFICATION
6. INTERFACE TIMING
6.1 INPUT SIGNAL TIMING SPECIFICATIONS
The input signal timing specifications are shown as the following table and timing diagram. ʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳ
(Ta = 25 ± 2 ºCʼ
Signal Item Symbol Min. Typ. Max. Unit Note
F
Frequency
clkin
(=1/TC)
60 74.25 80 MHz
LVDS
Input cycle to
cycle jitter
Receiver
Spread spectrum
Clock
modulation range
Spread spectrum
modulation frequency
LVDS
Setup Time Tlvsu 600 - - ps
Receiver
Data
Hold Time Tlvhd 600 - - ps
6.1.1 Timing spec for Frame Rate = 100Hz
Signal Item Symbol Min. Typ. Max. Unit Note
2D mode Fr5 94 100 106 Hz
Frame rate
3D mode F
Total Tv 1090 1350 1395 Th
Vertical
2D Mode
Display Tvd 1080 1080 1080 Th
- - 200 ps (3)
T
rcl
clkin_mo
F
d
F
SSM
F
-2% - F
clkin
+2% MHz
clkin
- - 200 KHz
100 100 100 Hz
r5
Tv=Tvd+Tvb
(4)
(5)
(7)
Ё
Active
Display
Blank Tvb 10 270 315 Th
Total Tv 1350 Th
Ё
(6)(8)
Te rm
(6)
(6)(8)
Th=Thd+Thb
Ё
Ё
Th=Thd+Thb
Ё
Ё
Horizontal
Active
Display
Te rm
3D Mdoe
2D Mode
3D Mdoe
Display Tvd 1080 Th
Blank Tvb 270 Th
Total Th 520 550 670 Tc
Display Thd 480 480 480 Tc
Blank Thb 40 70 190 Tc
Total Th 520 550 670 Tc
Display Thd 480 480 480 Tc
Blank Thb 40 70 190 Tc
Version 1.0 22 DateΚΚΚΚ14 Mar. 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
6.1.2 Timing spec for Frame Rate = 120Hz
Signal Item Symbol Min. Typ. Max. Unit Note
2D mode Fr6 114 120 126 Hz
Frame rate
3D mode F
www.panelook.com
PRODUCT SPECIFICATION
120 120 120 Hz
r6
(7)
Vertical
Active
Display
Te rm
Horizontal
Active
Display
Te rm
2D Mode
3D Mdoe
2D Mode
3D Mdoe
Total Tv 1090 1125 1395 Th
Tv=Tvd+Tv
Display Tvd 1080 1080 1080 Th
Blank Tvb 10 45 315 Th
Total Tv 1125 Th
Display Tvd 1080 Th
Blank Tvb 45 Th
Ё
Ё
(6)(8)
(6)
(6)(8)
Th=Thd+T
Total Th 520 550 670 Tc
hb
Display Thd 480 480 480 Tc
Blank Thb 40 70 190 Tc
Ё
Ё
Th=Thd+T
Total Th 520 550 670 Tc
hb
Display Thd 480 480 480 Tc
Ё
b
Blank Thb 40 70 190 Tc
Ё
Note (1) Since the module is operated in DE only mode, Hsync and Vsync input signals should be set to low logic
level. Otherwise, this module would operate abnormally.
Note (2) Please make sure the range of pixel clock has follow the below equation:
F
clkin(max)
r5
Ѽ Tv Ѽ Th Њ F
F
ʳ
Њ Fr6Ѽ Tv Ѽ Th
clkin(min)
Version 1.0 23 DateΚΚΚΚ14 Mar. 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
PRODUCT SPECIFICATION
INPUT SIGNAL TIMING DIAGRAM
Tv
DE
DCLK
DE
DAT
Th
Tc
Tvd
Thb
Tvb
Thd
Valid display data ( 480 clocks)
Note (3) The input clock cycle-to-cycle jitter is defined as below figures. Trcl = I T1 – TI
Version 1.0 24 DateΚΚΚΚ14 Mar. 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
PRODUCT SPECIFICATION
Note (4) The SSCG (Spread spectrum clock generator) is defined as below figures.
Note (5) The LVDS timing diagram and setup/hold time is defined and showing as the following figures.
LVDS RECEIVER INTERFACE TIMING DIAGRAM
Tc
RXCLK+/-
RXn+/-
Tlvsu
Tlvhd
1T
3T
5T
7T
9T
11T
13T
14
Note (6) Please fix the Vertical timing (Vertical Total =1350 / Display =1080 / Blank = 270) in 100Hz 3D mode
and Vertical timing (Vertical Total =1125 / Display =1080 / Blank = 45) in 120Hz 3D mode
Note (7)In 3D mode, the set up Fr5 and Fr6 in Typ.!²4!I{!.In order to ensure that the electric function performance
to avoid no display symptom.(Except picture quality symptom.)
Note (8)In 3D mode, the set up Tv and Tvb in Typ.!²41.In order to ensure that the electric function performance to
avoid no display symptom.(Except picture quality symptom.)
Version 1.0 25 DateΚΚΚΚ14 Mar. 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
14
14
14
14
14
14
www.panelook.com
Global LCD Panel Exchange Center
6.2 POWER ON/OFF SEQUENCE
6.2.1 POWER ON/OFF SEQUENCE(Ta = 25 ± 2 ºC)
To prevent a latch-up or DC operation of LCD module, the power on/off sequence should be as the diagram
below.
www.panelook.com
PRODUCT SPECIFICATION
0.9V
CC 0.9VCC
0V
0.5ЉЉЉЉT1ЉЉЉЉ10ms
0ЉЉЉЉT
0ЉЉЉЉT
500ms ЉЉЉЉT
LVDS Signals
2Љ
Љ50ms
ЉЉ
3Љ
Љ50ms
ЉЉ
4
0ЉЉЉЉT7ЉЉЉЉT2
8Љ
0ЉЉЉЉT
ЉT3
ЉЉ
0V
Option Signals
(SELLVDS,2D/3D,L/R,LD_EN)
Backlight (Recommended)
500msЉЉЉЉT
100msЉЉЉЉT6
5
0.1V
CC
Power On
T7
0.1Vcc
T3T1
T2
T4
VA L I D
Power Off
T8
50%
50%
T5
6
T
Power ON/OFF Sequence
Version 1.0 26 DateΚΚΚΚ14 Mar. 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
6.2.2 2D to 3D SIGNAL SEQUENCE WITHOUT VCC TURN OFF AND TURN ON
VCC
www.panelook.com
PRODUCT SPECIFICATION
0.9VCC
0V
0.5ɩɩɩɩT1ɩɩɩɩ10ms
2ɩ
0ɩɩɩɩT
ɩ50ms
ɩɩ
LVDS Signals
0V
0Љ
ЉT7ЉЉЉЉT2
ЉЉ
0ЉЉЉЉT10ЉЉЉЉ10ms
2D/3D
0Љ
ЉT9ЉЉЉЉ10ms
ЉЉ
10ЉЉЉЉT12ЉЉЉЉ20ms
Scalar Black Pattern
Insertion
0.1VCC
Power On
T7
T1
T2
Scalar send
Black Pattern
T10
9
T
T12
Backlight ON/OFF
500msЉЉЉЉT
500msЉЉЉЉT11
5
T5
T11
Note (1) The supply voltage of the external system for the module input should follow the definition of Vcc.
Note (2) Apply the LED voltage within the LCD operation range. When the backlight turns on before the LCD
operation or the LCD turns off before the backlight turns off, the display may momentarily become
abnormal screen.
Note (3) In case of Vcc is in off level, please keep the level of input signals on the low or high impedance. If
T2<0,that maybe cause electrical overstress failure.
Note (4) T4 should be measured after the module has been fully discharged between power off and on period.
Note (5) Interface signal shall not be kept at high impedance when the power is on.
Version 1.0 27 DateΚΚΚΚ14 Mar. 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
7. OPTICAL CHARACTERISTICS
7.1 TEST CONDITIONS
Item Symbol Value Unit
www.panelook.com
PRODUCT SPECIFICATION
Ambient Temperature Ta
Ambient Humidity Ha
Supply Voltage VCC 12 V
Input Signal According to typical value in "3. ELECTRICAL CHARACTERISTICS"
LED Current IL 120 mA
Vertical Frame Rate Fr 120 Hz
The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change during
measuring. In order to stabilize the luminance, the measurement should be executed after lighting backlight for 1 hour
in a windless room.
25±2
50±10
oC
%RH
Version 1.0 28 DateΚΚΚΚ14 Mar. 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
The relative measurement methods of optical characteristics are shown in 7.2. The following items should be
measured under the test conditions described in 7.1 and stable environment shown in 7.1.
Item Symbol Condition Min. Typ. Max. Unit Note
Contrast Ratio CR
Response Time
Center Transmittance T%
White Variation
Red
Gray to
gray
δW
Rcx
Rcy
www.panelook.com
PRODUCT SPECIFICATION
θ
=0°, θY =0°
x
With CMI Module
3500 5000
-
- 4.6 - %
- - 1.3 -
6 12
0.652
0.325
- - (2), (4)
ms (5)
-
-
(2), (8)
(2), (7)
Green
Color
Chromaticity
Blue
White
Horizontal
Viewing Angle
Vertical
Note (1) Light source is the standard light source “C” which is defined by CIE and driving voltages are based on
suitable gamma voltages. The calculating method is as followingǺ
1. Measure Module’s and BLU’s spectrums. W, R, G, B are with signal input. BLU(for V420H2_LS1) is
supplied by CMI.
2. Calculate cell’s spectrum.
3. Calculate cell’s chromaticity by using the spectrum of standard light source “C”
Note (2) Light source is the BLU which is supplied by CMI and driving voltages are based on suitable gamma
Gcx
Gcy
Bcx
Bcy
Wcx
Wcy
θx+
θ
-
x
θY+
θ
-
Y
θ
=0°, θY =0°
x
CS-2000
Standard light source “C
CR≥20
With CMI Module
Typ -
0.03
80 88 80
80
80
0.293
0.599
0.133
0.110
0.310
0.361
88
88
88
Typ +
0.03
-
-
-
-
(1),(6)
-
-
-
-
Deg. (2), (3)
voltages.
Note (3) Definition of Viewing Angle (θx, θy):
Viewing angles are measured by Conoscope Cono-80 ( or Eldim EZ-Contrast 160R )
Version 1.0 29 DateΚΚΚΚ14 Mar. 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
PRODUCT SPECIFICATION
Normal
θx = θy = 0º
θy- θy+
θX- = 90º
6 o’clock
y- = 90º
θ
Note (4) Definition of Contrast Ratio (CR):
The contrast ratio can be calculated by the following expression.
Contrast Ratio (CR) = L255 / L0
L 255: Luminance of gray level 255
L 0: Luminance of gray level 0
CR = CR (1), where CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (7).
x-
y-
θx−
θx+
y+
12 o’clock
direction
x+
θX+ = 90º
Version 1.0 30 DateΚΚΚΚ14 Mar. 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
g
-
L
Note (5) Definition of Gray to Gray Switching Time:
100%
90%
Optical
Response
10%
0%
www.panelook.com
Gray to Gray
Switchin
PRODUCT SPECIFICATION
Time
Gray to Gray
Switching
The driving signal means the signal of gray level 0, 124, 252, 380, 508, 636, 764, 892 and 1023.
Gray to gray average time means the average switching time of gray level 0, 124, 252, 380, 508,636, 764,
892 and 1023.
Note (6) Measurement Setup:
The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature
change during measuring. In order to stabilize the luminance, the measurement should be executed
after lighting backlight for 1 hour in a windless room.
LCD
M
odule
LCD
P
anel
CS 2000
Field of View = 1º
500 mm
Light Shield Room
Ambient
(
Note (7) Definition of White Variation (δW):
Measure the luminance of gray level 255 at 5 points
δW = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]
Version 1.0 31 DateΚΚΚΚ14 Mar. 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
uminance < 2lux)
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
PRODUCT SPECIFICATION
Horizontal Line
D
D/4 D/2 3D/4
12
5
W
W/4
W/2
Vertical Line
3W/4
Note (8) Definition of Transmittance (T%):
Measure the luminance of gray level 255 at center point of LCD module.
Luminance of LCD module
Transmittance
=
34
Active Area
*100%PRECAUTIONS
Luminance of backlight
: Test Point
X
X=1 to 5
Version 1.0 32 DateΚΚΚΚ14 Mar. 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
N
N
8. DEFINITION OF LABELS
8.1 CMI MODULE LABEL
The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.
www.panelook.com
PRODUCT SPECIFICATION
V420H2 –PS1 Rev. XX
X X X X X X X Y M D L N N N
V420H2 –PS1 Rev. XX
X X X X X X X Y M D L N N N
(a) Model Name: V420H2-PS1
(b) Revision: Rev. XX, for example: A0, A1… B1, B2… or C1, C2…etc.
(c) Serial ID: X X
X X X X X Y M D L N N N N
Serial No.
Product Line
MADE IN TAIWAN
GEMN
RoHS
MADE IN CHINA
LEOO(or CAPG or CANO)
Serial ID includes the information as below:
(a) Manufactured Date: Year: 2001=1, 2002=2, 2003=3, 2004=4….2010=0, 2011=1, 2012=2....
Month: 1~9, A~C, for Jan. ~ Dec.
Day: 1~9, A~Y, for 1
(b) Revision Code: Cover all the change
(c) Serial No.: Manufacturing sequence of product
(d) Product Line: 1 -> Line1, 2 -> Line 2, …etc.
Year, Month, Date
CMO Internal Use
CMO Internal Use
Revision
CMO Internal Use
st
to 31st, exclude I ,O, and U.
Version 1.0 33 DateΚΚΚΚ14 Mar. 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
9. PACKAGING
9.1 PACKING SPECIFICATIONS
(1) 12PCS LCD TV Panels / 1 Box
(2) Box dimensions : 1123 (L) X 818 (W) X 245 (H)
(3) Weight : approximately 43 Kg
9.2 PACKING METHOD
Figures 9-1 and 9-2 are the packing method
www.panelook.com
PRODUCT SPECIFICATION
Figure.9-1 packing method
Version 1.0 34 DateΚΚΚΚ14 Mar. 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
PRODUCT SPECIFICATION
Figure.9-2 packing method
Version 1.0 35 DateΚΚΚΚ14 Mar. 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
PRODUCT SPECIFICATION
10. INTERNATIONAL STANDARD
10.1 ASSEMBLY AND HANDLING PRECAUTIONS
[ 1 ] Do not apply rough force such as bending or twisting to the module during assembly.
[ 2 ] It is recommended to assemble or to install a module into the user’s system in clean working areas. The dust
and oil may cause electrical short or worsen the polarizer.
[ 3 ] Do not apply pressure or impulse to the module to prevent the damage of LCD panel and Backlight.
[ 4 ] Always follow the correct power-on sequence when the LCD module is turned on. This can prevent the
damage and latch-up of the CMOS LSI chips.
[ 5 ] The distance between COF edge and rib of BLU must bigger than 5mm. This can prevent the damage of COF
when assemble the module.
[ 6 ] Do not design sharp-pointed structure / parting line / tooling gate on the COF position of plastic parts, because
the burr will scrape the COF.
[ 7 ] If COF would bended to assemble in the module. Do not put the IC location on the bending corner of COF.
[ 8 ] The gap between COF IC and any structure of BLU must bigger than 2mm. This can prevent the damage of
COF IC
[ 9 ] Bezel opening must have no burr. Burr will scrape the panel surface.
[ 10 ] Bezel of module and bezel of set can not press or touch the panel surface. It will make light leakage or scrape.
[ 11 ] When module used FFC / FPC, but no FFC / FPC to be attached in the open cell. Customer can refer the FFC
/ FPC drawing and buy it by self.
[ 12 ] The gap between Panel and any structure of Bezel must bigger than 2mm. This can prevent the damage of
Panel.
[ 13 ] Do not plug in or pull out the I/F connector while the module is in operation.
[ 14 ] Do not disassemble the module.
[ 15 ] Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily
scratched.
[ 16 ] Moisture can easily penetrate into LCD module and may cause the damage during operation.
[ 17 ] When storing modules as spares for a long time, the following precaution is necessary.
[ 17.1 ] Do not leave the module in high temperature, and high humidity for a long time. It is highly
recommended to store the module with temperature from 0 to 35кat normal humidity without
condensation.
[ 17.2 ] The module shall be stored in dark place. Do not store the TFT-LCD module in direct sunlight or
fluorescent light.
[ 18 ] When ambient temperature is lower than 10ºC, the display quality might be reduced.
Version 1.0 36 DateΚΚΚΚ14 Mar. 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
PRODUCT SPECIFICATION
10.2 SAFETY PRECAUTIONS
[ 1 ] The startup voltage of a Backlight is approximately 1000 Volts. It may cause an electrical shock while
assembling with the inverter. Do not disassemble the module or insert anything into the Backlight unit.
[ 2 ] If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of
contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
[ 3 ] After the module’s end of life, it is not harmful in case of normal operation and storage.
Version 1.0 37 DateΚΚΚΚ14 Mar. 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
11. MECHANICAL CHARACTERISTICS
www.panelook.com
PRODUCT SPECIFICATION
Version 1.0 38 DateΚΚΚΚ14 Mar. 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Loading...