Page 1
Global LCD Panel Exchange Center
MODEL NO.: V400H1
www.panelook.com
PRODUCT SPECIFICATION
□ Tentative Specification
□ Preliminary Specification
■ Approval Specification
SUFFIX: LH9
Customer: SEC
APPROVED BY SIGNATURE
Name / Title
Note
Please return 1 copy for your confirmation with your signature
and comments.
Approved By Checked By Prepared By
Chao-Chun Chung Josh Chi Joanne Chung
Version 2.1 1 DateΚΚΚΚ19 Jan 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 2
Global LCD Panel Exchange Center
www.panelook.com
PRODUCT SPECIFICATION
- CONTENTS -
REVISION HISTORY ------------------------------------------------------- 3
1. GENERAL DESCRIPTION ------------------------------------------------------- 4
1.1 OVERVIEW
1.2 FEATURES
1.3 APPLICATION
1.4 GENERAL SPECIFICATIONS
1.5 MECHANICAL SPECIFICATIONS
2. ABSOLUTE MAXIMUM RATINGS ------------------------------------------------------- 5
2.1 ABSOLUTE RATINGS OF ENVIRONMENT
2.2 PACKAGE STORAGE
2.3 ELECTRICAL ABSOLUTE RATINGS
2.3.1 TFT LCD MODULE
2.3.2 BACKLIGHT UNIT
3. ELECTRICAL CHARACTERISTICS ------------------------------------------------------- 7
3.1 TFT LCD MODULE
3.2 BACKLIGHT UNIT
3.2.1 CCFL (Cold Cathode Fluorescent Lamp) CHARACTERISTICS
3.2.2 BALANCE BOARD CHARACTERISTICS
4. BLOCK DIAGRAM ------------------------------------------------------- 12
4.1 TFT LCD MODULE
5. INTERFACE PIN CONNECTION ------------------------------------------------------- 13
5.1 TFT LCD MODULE
5.2 BACKLIGHT UNIT
5.3 BALANCE BOARD UNIT
5.4 BLOCK DIAGRAM OF INTERFACE
5.5 LVDS INTERFACE
5.6 COLOR DATA INPUT ASSIGNMENT
6. INTERFACE TIMING ------------------------------------------------------- 22
6.1 INPUT SIGNAL TIMING SPECIFICATIONS
6.2 POWER ON/OFF SEQUENCE
7. OPTICAL CHARACTERISTICS ------------------------------------------------------- 26
7.1 TEST CONDITIONS
7.2 OPTICAL SPECIFICATIONS
8. DEFINITION OF LABELS ------------------------------------------------------- 30
8.1 CMO MODULE LABEL
9. PACKAGING ------------------------------------------------------- 31
9.1 PACKING SPECIFICATIONS
9.2 PACKING METHOD
10. PRECAUTIONS ------------------------------------------------------- 33
10.1 ASSEMBLY AND HANDLING PRECAUTIONS
10.2 SAFETY PRECAUTIONS
10.3 SAFETY STANDARDS
11. MECHANICAL CHARACTERISTICS ------------------------------------------------------- 34
Version 2.1 2 DateΚΚΚΚ19 Jan 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 3
Global LCD Panel Exchange Center
www.panelook.com
PRODUCT SPECIFICATION
REVISION HISTORY
Version Date
Ver 2.0
Ver 2.1
Nov. 19,’09
Jan. 19,’11
Page
(New)
All
31
Section Description
All
Approval Specification was first issued.
9.2
Modify Figure.9-1 packing method.(add 2pcs drier)
Version 2.1 3 DateΚΚΚΚ19 Jan 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 4
Global LCD Panel Exchange Center
1. GENERAL DESCRIPTION
1.1 OVERVIEW
V400H1- LH9 is a 40” TFT Liquid Crystal Display module with 12-CCFL Backlight unit and 4ch-LVDS
interface. This module supports 1920 x 1080 FHD format and can display true 1.07G (8-bit+Hi-FRC) colors.
The Balance Board module for backlight is built-in.
1.2 FEATURES
- High brightness (500 nits)
- Ultra-high contrast ratio (6500:1)
- Faster response time (Gray to gray average 4.5ms)
- High color saturation NTSC 72%
- Ultra wide viewing angle: 176(H)/176(V) (CR>20) with Super MVA technology
www.panelook.com
PRODUCT SPECIFICATION
- DE (Data Enable) only mode
- LVDS (Low Voltage Differential Signaling) interface
- Color reproduction (nature color)
- Optimized response time for 100/120 Hz frame rate
- Low color shift function
- RoHS compliance
1.3 APPLICATION
- TFT LCD TVs
- Multi-Media Display
1.4 GENERAL SPECIFICATIONS
Item Specification Unit Note
Active Area 885.6(H) x 498.15 (V) (40” diagonal) mm
Bezel Opening Area 891.7 (H) x 504.8 (V) mm
Driver Element a-si TFT active matrix -
Pixel Number 1920 x R.G.B. x 1080 pixel
Pixel Pitch (Sub Pixel) 0.15375 (H) x 0.46125 (V) mm
Pixel Arrangement RGB vertical stripe -
Display Colors 1.07G color
Display Operation Mode Transmissive mode / Normally black -
Surface Treatment Glare coating (Super Clear), Hard coating (3H) -
(1)
1.5 MECHANICAL SPECIFICATIONS
Item Min. Typ. Max. Unit Note
Horizontal(H) 951 952 953 mm (1)
Module Size
Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.
Vertical(V) 550 551 552 mm (1)
Depth(D) 34 35 36 mm To Rear
Depth(D) 52.8 53.8 54.8 mm To Inv Cover
Weight - 9360 - g
Version 2.1 4 DateΚΚΚΚ19 Jan 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 5
Global LCD Panel Exchange Center
2. ABSOLUTE MAXIMUM RATINGS
2.1 ABSOLUTE RATINGS OF ENVIRONMENT
Item Symbol
Storage Temperature TST -20 +60 ºC (1)
Operating Ambient Temperature TOP 0 +50 ºC (1), (2)
Shock (Non-Operating) S
Vibration (Non-Operating) V
Note (1) Temperature and relative humidity range is shown in the figure below.
(a) 90 %RH Max. (Ta Љ 40 ºC).
(b) Wet-bulb temperature should be 39 ºC Max. (Ta > 40 ºC).
(c) No condensation.
Note (2) The maximum operating temperature is based on the test condition that the surface temperature of
display area is less than or equal to 65 ºC with LCD module alone in a temperature controlled chamber.
www.panelook.com
PRODUCT SPECIFICATION
Value
Min. Max.
- 50 G (3), (5)
NOP
- 1.0 G (4), (5)
NOP
Unit Note
Thermal management should be considered in final product design to prevent the surface temperature of
display area from being over 65 ºC. The range of operating temperature may degrade in case of improper
thermal management in final product design.
Note (3) 11 ms, half sine wave, 1 time for ± X, ± Y, ± Z.
Note (4) 10 ~ 200 Hz, 10 min, 1 time each X, Y, Z.
Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough
so that the module would not be twisted or bent by the fixture.
Relative Humidity (%RH)
100
90
80
60
Operating Range
40
20
10
Storage Range
Temperature (ºC)
Version 2.1 5 DateΚΚΚΚ19 Jan 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
80 60 -20 40 0 20 -40
www.panelook.com
Page 6
Global LCD Panel Exchange Center
2.2 PACKAGE STORAGE
When storing modules as spares for a long time, the following precaution is necessary.
(a) Do not leave the module in high temperature, and high humidity for a long time. It is highly recommended to
store the module with temperature from 0 to 35 ºC at normal humidity without condensation.
(b) The module shall be stored in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent
light.
2.3 ELECTRICAL ABSOLUTE RATINGS
2.3.1 TFT LCD MODULE
Item Symbol
Power Supply Voltage Vcc -0.3 13.5 V
Logic Input Voltage VIN -0.3 3.6 V
www.panelook.com
PRODUCT SPECIFICATION
Value
Min. Max.
Unit Note
(1)
2.3.2 BACKLIGHT UNIT
Item Symbol
Lamp Voltage V
Note (1) No moisture condensation or freezing.
W
Value
Min. Max.
Ё
3000 V
Unit Note
RMS
Version 2.1 6 DateΚΚΚΚ19 Jan 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 7
Global LCD Panel Exchange Center
3. ELECTRICAL CHARACTERISTICS
www.panelook.com
PRODUCT SPECIFICATION
3.1 TFT LCD MODULE
Ta = 25 ± 2 ºC
Value
Parameter Symbol
Min. Typ. Max.
Power Supply Voltage VCC 10.8 12 13.2
Rush Current I
- - 4.48 A (2)
RUSH
White Pattern - 0.97 - A
Power Supply Current
Differential Input High
Threshold Voltage
LVDS
Interface
Differential Input Low
Threshold Voltage
Common Input Voltage V
Differential input voltage |VID| 200
Terminating Resistor R
CMOS
interface
Input High Threshold Voltage VIH 2.7 - 3.3 V
Input Low Threshold Voltage V
Black Pattern - 0.44 - A
Horizontal
Stripe
I
CC
- 1.11 - A
+100 - - mV
V
LVT H
- - -100 mV
V
LVT L
1.0 1.2 1.4 V
CM
Ё
- 100 -
T
0 - 0.7 V
IL
600 ohm
Unit Note
Vrms
(1)
(3)
(4)
Note (1) The module should be always operated within above ranges.
Note (2) Measurement Conditions:
+12v
Version 2.1 7 DateΚΚΚΚ19 Jan 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 8
Global LCD Panel Exchange Center
Vcc rising time is 470us
0.1Vcc
GND
Note (3) The specified power supply current is under the conditions at Vcc = 12 V, Ta = 25 ± 2 ºC, fv = 120
Hz, whereas a power dissipation check pattern below is displayed.
www.panelook.com
PRODUCT SPECIFICATION
+12V
0.9Vcc
470us
a. White Pattern
Active Area
c. Horizontal Pattern
b. Black Pattern
Active Area
Version 2.1 8 DateΚΚΚΚ19 Jan 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 9
Global LCD Panel Exchange Center
Note (4) The LVDS input characteristics are as follows:
www.panelook.com
PRODUCT SPECIFICATION
3.2 BACKLIGHT UNIT
3.2.1 CCFL (Cold Cathode Fluorescent Lamp) CHARACTERISTICS (Ta = 25 ± 2 ºC)
Parameter Symbol
Lamp Voltage V
Lamp Current I
Lamp Starting Voltage V
W
L
S
Min. Typ. Max.
- 910 -
14.0 14.5 15.0
- -
- Operating Frequency FO 30 - 80
Lamp Life Time LBL 50,000 - -
Note (1) Lamp current is measured by utilizing AC current probe and its value is average by measuring
master and slave board.:
Note (2) The lamp starting voltage V
should be applied to the lamp for more than 1 second after startup.
S
Otherwise the lamp may not be turned on.
Note (3) The lamp frequency may produce interference with horizontal synchronous frequency of the
display input signals, and it may result in line flow on the display. In order to avoid interference, the
lamp frequency should be detached from the horizontal synchronous frequency and its harmonics
as far as possible.
Note (4) The life time of a lamp is defined as when the brightness is larger than 50% of its original value
Value
1500
1300
Unit Note
V
Ih = 14.5mA
RMS
mA
V
V
RMS
RMS
RMS
(1)
(2), Ta = 0 ºC
(2), Ta = 25 ºC
KHz (3)
Hrs (4), at 14.5mA
and the effective discharge length is longer than 80% of its original length (Effective discharge length is
defined as an area that has equal to or more than 70% brightness compared to the brightness at the center
point of lamp.) as the time in which it continues to operate under the condition at Ta = 25 2к and IL =
14.0~15.0 mArms.
Version 2.1 9 DateΚΚΚΚ19 Jan 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 10
Global LCD Panel Exchange Center
(
y
www.panelook.com
PRODUCT SPECIFICATION
3.2.2 BALANCE BOARD CHARACTERISTICS (Ta = 25 ± 2 ºC)
Parameter Symbol
Input High Voltage
Input Current I
Oscillating Frequenc
Individual Lamp Current IL 14.0 14.5 15.0 mA H.V
High (LD) LD 5
Lamp Detection
Low (LD) LD 1.5
Dimming frequency FB 135 150 165 Hz
Minimum Duty Ratio D
Note (1) Lamp current is measured by utilizing high frequency current meters as shown below:
Note (2) Input High Voltage Hv based on spec. +-7% tolerance.
V
HV1/HV
BL(HV)
FW 45 47 49 kHz
MIN
Min. Typ. Max.
- 910 - Vrms (2)
174 mArms No Dimming
- 15 - %
Value
Unit Note
V Normal Operation
V Lamp Connector Open
Note (3) Asymmetric ratio must be from 90% to 110% (0.9<Ip/ I
Ip
I-p
rms@T/2XЅ2
<1.1)
T
Version 2.1 10 DateΚΚΚΚ19 Jan 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 11
Global LCD Panel Exchange Center
www.panelook.com
PRODUCT SPECIFICATION
Balance
Board
A
A
A
A
A
A
HV (Blue +(-))
1
HV (White +(-))
2
HV (Blue +(-))
1
HV (White +(-))
2
HV (Blue +(-))
1
HV (White +(-))
2
LCD Module
A
A
A
A
A
A
HV (Blue +(-))
1
HV (White +(-))
2
HV (Blue +(-))
1
HV (White +(-))
2
HV (Blue +(-))
1
HV (White +(-))
2
Version 2.1 11 DateΚΚΚΚ19 Jan 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 12
Global LCD Panel Exchange Center
(
0550
8
0,UJU(
ڙࡶ
ڙࡶ
ڙࡶ
ڙࡶ
))
o
equ
a
e
t
4. BLOCK DIAGRAM
4.1 TFT LCD MODULE
CH1_0(+/-)
CH1_1(+/-)
CH1_2(+/-)
CH1_3(+/-)
CH1_4(+/-)
CH1_CLK(+/-)
CH2_0(+/-)
CH2_1(+/-)
CH2_2(+/-)
CH2_3(+/-)
CH2_4(+/-)
CH2_CLK(+/-)
CH3_0(+/-)
CH3_1(+/-)
CH3_2(+/-)
CH3_3(+/-)
CH3_4(+/-)
CH3_CLK(+/-)
4
21
INPUT CONNECTOR
r
CH4_0(+/-)
CH4_1(+/-)
CH4_2(+/-)
CH4_3(+/-)
CH4_4(+/-)
CH4_CLK(+/-)
SELLVDS
iv
l
n
www.panelook.com
TIMING
CONTROLLER
DC/DC
CONVERTER
PRODUCT SPECIFICATION
SCAN DRIVER
TFT LCD PANEL
(1920x3x1080)
DATA DRIVER
Vcc
GND
CN103: KN30-7P-1.25H (Hirose)
IP Board
+
-
CN101: 130001WR-02E (YEONHO)
BALANCE
BOARD
BACKLIGHT
UNIT
CN201 - CN206: CP042EP1MFB-LF (Cvilux)
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 2.1 12 DateΚΚΚΚ19 Jan 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
www.panelook.com
Page 13
Global LCD Panel Exchange Center
5. INTERFACE PIN CONNECTION
5.1 TFT LCD MODULE
www.panelook.com
PRODUCT SPECIFICATION
CNF1 Connector Pin Assignment
Pin Name Description Note
1 VCC +12V power supply
2 VCC +12V power supply
3 VCC +12V power supply
4 VCC +12V power supply
5 VCC +12V power supply
6 N.C. No Connection (1)
7 GND Ground
8 GND Ground
9 GND Ground
10 CH1[0]- First pixel Negative LVDS differential data input. Pair 0
11 CH1[0]+ First pixel Positive LVDS differential data input. Pair 0
12 CH1[1]- First pixel Negative LVDS differential data input. Pair 1
13 CH1[1]+ First pixel Positive LVDS differential data input. Pair 1
14 CH1[2]- First pixel Negative LVDS differential data input. Pair 2
(40550-8210,UJU(ڙࡶ) or equivalent)
15 CH1[2]+ First pixel Positive LVDS differential data input. Pair 2
16 GND Ground
17 CH1CLK- First pixel Negative LVDS differential clock input.
18 CH1CLK+ First pixel Positive LVDS differential clock input.
19 GND Ground
20 CH1[3]- First pixel Negative LVDS differential data input. Pair 3
21 CH1[3]+ First pixel Positive LVDS differential data input. Pair 3
22 CH1[4]- First pixel Negative LVDS differential data input. Pair 4
23 CH1[4]+ First pixel Positive LVDS differential data input. Pair 4
24 GND Ground
25 CH3[0]- Third pixel Negative LVDS differential data input. Pair 0
26 CH3[0]+ Third pixel Positive LVDS differential data input. Pair 0
27 CH3[1]- Third pixel Negative LVDS differential data input. Pair 1
28 CH3[1]+ Third pixel Positive LVDS differential data input. Pair 1
29 CH3[2]- Third pixel Negative LVDS differential data input. Pair 2
30 CH3[2]+ Third pixel Positive LVDS differential data input. Pair 2
31 GND Ground
32 CH3CLK- Third pixel Negative LVDS differential clock input.
33 CH3CLK+ Third pixel Positive LVDS differential clock input.
Version 2.1 13 DateΚΚΚΚ19 Jan 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 14
Global LCD Panel Exchange Center
34 GND Ground
35 CH3[3]- Third pixel Negative LVDS differential data input. Pair 3
36 CH3[3]+ Third pixel Positive LVDS differential data input. Pair 3
37 CH3[4]- Third pixel Negative LVDS differential data input. Pair 4
38 CH3[4]+ Third pixel Positive LVDS differential data input. Pair 4
39 GND Ground
40 SCL I2C Bus
41 N.C. No Connection (1)
42 N.C. No Connection (1)
43 WP Write Protection for EEPROM
44 SDA I2C Bus
45 LVDS_SEL LVDS Data Format Selection (2)
www.panelook.com
PRODUCT SPECIFICATION
46 N.C. No Connection (1)
47 N.C. No Connection (1)
48 N.C. No Connection (1)
49 N.C. No Connection (1)
50 N.C. No Connection (1)
51 N.C. No Connection (1)
52 GND Ground
53 CH4[4]+ Fourth pixel Positive LVDS differential data input. Pair 4
54 CH4[4]- Fourth pixel Negative LVDS differential data input. Pair 4
55 CH4[3]+ Fourth pixel Positive LVDS differential data input. Pair 3
56 CH4[3]- Fourth pixel Negative LVDS differential data input. Pair 3
57 GND Ground
58 CH4CLK+ Fourth pixel Positive LVDS differential clock input.
59 CH4CLK- Fourth pixel Negative LVDS differential clock input.
60 GND Ground
61 CH4[2]+ Fourth pixel Positive LVDS differential data input. Pair 2
62 CH4[2]- Fourth pixel Negative LVDS differential data input. Pair 2
63 CH4[1]+ Fourth pixel Positive LVDS differential data input. Pair 1
64 CH4[1]- Fourth pixel Negative LVDS differential data input. Pair 1
65 CH4[0]+ Fourth pixel Positive LVDS differential data input. Pair 0
66 CH4[0]- Fourth pixel Negative LVDS differential data input. Pair 0
67 GND Ground
68 CH2[4]+ Second pixel Positive LVDS differential data input. Pair 4
69 CH2[4]- Second pixel Negative LVDS differential data input. Pair 4
70 CH2[3]+ Second pixel Positive LVDS differential data input. Pair 3
Version 2.1 14 DateΚΚΚΚ19 Jan 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 15
Global LCD Panel Exchange Center
71 CH2[3]- Second pixel Negative LVDS differential data input. Pair 3
72 GND Ground
73 CH2CLK+ Second pixel Positive LVDS differential clock input.
74 CH2CLK- Second pixel Negative LVDS differential clock input.
75 GND Ground
76 CH2[2]+ Second pixel Positive LVDS differential data input. Pair 2
77 CH2[2]- Second pixel Negative LVDS differential data input. Pair 2
78 CH2[1]+ Second pixel Positive LVDS differential data input. Pair 1
79 CH2[1]- Second pixel Negative LVDS differential data input. Pair 1
80 CH2[0]+ Second pixel Positive LVDS differential data input. Pair 0
81 CH2[0]- Second pixel Negative LVDS differential data input. Pair 0
82 GND Ground
www.panelook.com
PRODUCT SPECIFICATION
Note (1) Reserved for internal use. Please leave it open.
Note (2) High=connect to +3.3V or Open: VESA Format; Low= connect to GND: JEIDA Format.
Note (3) Interface optional pin has internal scheme as following diagram. Customer should keep the interface
voltage level requirement as below.
System Board
Interface Voltage Level
VH > 3.0V
Panel Board
1K ohm
IC
>20K ohm
VL < 0.7V
Note (4) LVDS 4-port Data Mapping
Port Channel of LVDS Data Stream
1st Port First Pixel 1, 5, 9, ……1913, 1917
2nd Port Second Pixel 2, 6, 10, ….1914, 1918
3rd Port Third Pixel 3, 7, 11, ….1915, 1919
4th Port Fourth Pixel 4, 8, 12, ….1916, 1920
Version 2.1 15 DateΚΚΚΚ19 Jan 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 16
Global LCD Panel Exchange Center
5.2 BACKLIGHT UNIT
The pin configuration for the housing and leader wire is shown in the table below.
CN201-CN210 (Housing): BDAMR-02VAS-3 (JST)
Pin No. Symbol Description Wire Color
1 HV High Voltage Blue
2 HV High Voltage White
Note (1) The backlight interface housing for high voltage side is a model CP042ESFA00 (Cvilux), manufactured
by Cvilux. The mating header on inverter part number is CP042EP1MFB-LF (Cvilux).
www.panelook.com
PRODUCT SPECIFICATION
Version 2.1 16 DateΚΚΚΚ19 Jan 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 17
Global LCD Panel Exchange Center
5.3 BALANCE BOARD UNIT
CN127 (Header): 130001WR-02E (YEONHO)
Pin No. Symbol Description
1 HV+(-) High Voltage Input
2 HV+(-) High Voltage Input
CN101-CN106 (Header): CP042EP1MFB-LF (Cvilux)
Pin No. Symbol Description
1
2
CN125 (Header): KN30-7P-1.25H (Hirose)
Pin No. Symbol Description
1 VCC
2
3
4
5
6
7
HV
HV
FB Lamp Current Detected Voltage
FB Lamp Current Detected Voltage
GND Signal Ground
GND Signal Ground
LD CCFL Connector Open & Non-lighting signal
LD CCFL Connector Open & Non-lighting signal
CCFL High Voltage
CCFL High Voltage
Power Supply for Protection Circuit
www.panelook.com
PRODUCT SPECIFICATION
Version 2.1 17 DateΚΚΚΚ19 Jan 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 18
Global LCD Panel Exchange Center
www.panelook.com
PRODUCT SPECIFICATION
5.4 BLOCK DIAGRAM OF INTERFACE
Version 2.1 18 DateΚΚΚΚ19 Jan 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 19
Global LCD Panel Exchange Center
AR0~AR9: First pixel R data
AG0~AG9: First pixel G data
AB0~AB9: First pixel B data
BR0~BR9: Second pixel R data
BG0~BG9: Second pixel G data
BB0~BB9: Second pixel B data
DE: Data enable signal
DCLK: Data clock signal
The third and fourth pixel are followed the same rules.
CR0~CR9: Third pixel R data
CG0~CG9: Third pixel G data
www.panelook.com
PRODUCT SPECIFICATION
CB0~CB9: Third pixel B data
DR0~DR9: Fourth pixel R data
DG0~DG9: Fourth pixel G data
DB0~DB9: Fourth pixel B data
Note (1) A ~ D channel are first, second, third and fourth pixel respectively.
Note (2) The system must have the transmitter to drive the module.
Note (3) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it is
used differentially.
Version 2.1 19 DateΚΚΚΚ19 Jan 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 20
Global LCD Panel Exchange Center
5.5 LVDS INTERFACE
VESA Format : SELLVDS = H or Open
JEIDA Format : SELLVDS = L
VESA Format
www.panelook.com
PRODUCT SPECIFICATION
Current Cycle
AR 0P
AR 0N
AR 1P
AR 1N
AR 2P
AR 2N
AR 3P
AR 3N
AR 4P
AR 4N
JEIDA Format
AR 0P
AR 0N
AR 1P
AR 1N
AR0
AG1
AB2
AR6
AR4
AG5
AG0 AR5
AB1
DE VS HS AB5 AB4 AB3 AB2
REV AB7 AB6 AG7 AG6 AR7 AR6
REV AB9 AB8 AG9 AG8 AR9 AR8AR8 REV
AG4 AR7
AB5
AB0 AG5 AG4 AG3 AG2 AG1
AB4 AG7 AG6 AG5AG9 AG8
AR4 AR3 AR2 AR1 AR0
AR6 AR5 AR4AR9 AR8
AG0
AB1
DE
REV
AG4
AB5
AR 2P
AR 2N
AR 3P
AR 3N
AR 4P
AR 4N
AR0~AR9: First Pixel R Data (9; MSB, 0; LSB)
AG0~AG9: First Pixel G Data (9; MSB, 0; LSB)
AB0~AB9: First Pixel B Data (9; MSB, 0; LSB)
DE: Data enable signal
DCLK: Data clock signal
RSV: Reserved
AB6
AR2
DE VS HS AB7 AB6AB9 AB8
REV AB3 AB2 AG3 AG2 AR3 AR2
REV AB1 AB0 AG1 AG0 AR1 AR0AR0 REV
DE
REV
Version 2.1 20 DateΚΚΚΚ19 Jan 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 21
Global LCD Panel Exchange Center
5.6 COLOR DATA INPUT ASSIGNMENT
The brightness of each primary color (red, green and blue) is based on the 10-bit gray scale data input for the
color. The higher the binary input, the brighter the color. The table below provides the assignment of color versus
data input.
www.panelook.com
PRODUCT SPECIFICATION
Data Signal
Basic
Colors
Gray
Scale
Of
Red
Gray
Scale
Of
Green
Gray
Scale
Of
Blue
Color
Black
Red
Green
Blue
Cyan
Magenta
Yellow
White
Red (0) / Dark
Red (1)
Red (2)
:
:
Red (1021)
Red (1022)
Red (1023)
Green (0) / Dark
Green (1)
Green (2)
:
:
Green (1021)
Green (1022)
Green (1023)
Blue (0) / Dark
Blue (1)
Blue (2)
:
:
Blue (1021)
Blue (1022)
Blue (1023)
R9 R8 R7 R6 R5 R4 R3 R2 R1 R0 G9 G8 G7 G6 G5 G4 G3 G2 G1 G0 B9 B8 B7 B6 B5 B4 B3 B2 B1 B0
0
0
1
1
0
0
0
0
0
0
1
1
1
1
1
1
0
0
0
0
0
0
1
1
1
1
1
1
0
0
0
0
0
0
:
:
:
:
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
0
0
0
0
0
0
Red Green Blue
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
1
0
1
1
1
1
1
1
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Note (1) 0: Low Level Voltage, 1: High Level Voltage
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
;
:
:
:
:
:
:
:
:
:
:
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
0
0
0
0
0
0
0
0
0
0
1
0
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
1
0
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
Version 2.1 21 DateΚΚΚΚ19 Jan 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 22
Global LCD Panel Exchange Center
6. INTERFACE TIMING
6.1 INPUT SIGNAL TIMING SPECIFICATIONS
The input signal timing specifications are shown as the following table and timing diagram.
Signal Item Symbol Min. Typ. Max. Unit Note
Frequency
(=1/TC)
www.panelook.com
PRODUCT SPECIFICATION
F
clkin
60 74.25 80 MHz
LVDS
Receiver
Clock
LVDS
Receiver
Data
Ver t i c a l
Active
Display
Term
Horizontal
Active
Display
Input cycle to
T
- - 200 ps (3)
clkin_mo
F
rcl
F
-2% - F
d
clkin
+2% MHz
clkin
cycle jitter
Spread spectrum
modulation range
(4)
Spread spectrum
modulation frequency
F
SSM
- - 200 KHz
Setup Time Tlvsu 600 - - ps
(5)
Hold Time Tlvhd 600 - - ps
Fr5 97 100 103 Hz
Frame Rate
F
117 120 123 Hz
r6
(6)
Tv=Tvd+Tv
Total Tv 1115 1125 1135 Th
b
Display Tvd 1080 1080 1080 Th
Blank Tvb 35 45 55 Th
Ё
Ё
Th=Thd+T
Total Th 540 550 575 Tc
hb
Display Thd 480 480 480 Tc
Ё
Term
Blank Thb 60 70 95 Tc
Note (1) Since the module is operated in DE only mode, Hsync and Vsync input signals should be set to low
logic level. Otherwise, this module would operate abnormally.
Note (2) Please make sure the range of pixel clock has follow the below equation:
Fclkin(max)
Fr5
Ѽ
Њ
Fr6 Ѽ Tv Ѽ Th
Tv Ѽ Th Њ Fclkin(min)
Version 2.1 22 DateΚΚΚΚ19 Jan 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Ё
www.panelook.com
Page 23
Global LCD Panel Exchange Center
DE
T
h
www.panelook.com
PRODUCT SPECIFICATION
INPUT SIGNAL TIMING DIAGRAM
T
v
T
vd
T
vb
DCLK
T
hd
DE
DAT
Note (3) The input clock cycle-to-cycle jitter is defined as below figures. Trcl = I T1 – TI
Valid display data (480 clocks)
Version 2.1 23 DateΚΚΚΚ19 Jan 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 24
Global LCD Panel Exchange Center
Note (4) The SSCG (Spread spectrum clock generator) is defined as below figures.
www.panelook.com
PRODUCT SPECIFICATION
Note (5) The LVDS timing diagram and setup/hold time is defined and showing as the following figures.
LVDS RECEIVER INTERFACE TIMING DIAGRAM
Tc
RXCLK+/-
RXn+/-
Tlvsu
Tlvhd
1T
3T
5T
7T
9T
11T
13T
14
Note (6) (ODSEL) = H/L or open for 100/120Hz frame rate. Please refer to 5.1 for detail information
Version 2.1 24 DateΚΚΚΚ19 Jan 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
14
14
14
14
14
14
www.panelook.com
Page 25
Global LCD Panel Exchange Center
6.2 POWER ON/OFF SEQUENCE
(Ta = 25 ± 2 ºC)
To prevent a latch-up or DC operation of LCD module, the power on/off sequence should be as the diagram
below.
0.5ЉЉЉЉT1ЉЉЉЉ10ms
0ЉЉЉЉT
0ЉЉЉЉT
500ms ЉЉЉЉT
2
ЉЉЉЉ50ms
3
ЉЉЉЉ50ms
4
0V
www.panelook.com
PRODUCT SPECIFICATION
0.1V
CC
T
1
T
2
0.1V
cc
T
3
T
4
LVDS Signals
0ЉЉЉЉT7ЉЉЉЉT2
0ЉЉЉЉT8ЉЉЉЉT3
0V
Option Signals
(SELLVDS…)
Backlight (Recommended)
500msЉЉЉЉT5
100msЉЉЉЉT6
Power On
T
7
50%
T
5
Power ON/OFF Sequence
VA L I D
50%
Power Off
T
8
6
T
Note (1) The supply voltage of the external system for the module input should follow the definition of Vcc.
Note (2) Apply the lamp voltage within the LCD operation range. When the backlight turns on before the LCD
operation or the LCD turns off before the backlight turns off, the display may momentarily become
abnormal screen.
Note (3) In case of Vcc is in off level, please keep the level of input signals on the low or high impedance. If
T2<0,that maybe cause electrical overstress failure.
Note (4) T4 should be measured after the module has been fully discharged between power off and on period.
Note (5) Interface signal shall not be kept at high impedance when the power is on.
Version 2.1 25 DateΚΚΚΚ19 Jan 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 26
Global LCD Panel Exchange Center
y
(2)
/
(4)
(7)
(5)
y
y
y
y
7. OPTICAL CHARACTERISTICS
7.1 TEST CONDITIONS
Item Symbol Value Unit
Ambient Temperature Ta
Ambient Humidity Ha
Supply Voltage VCC 12 V
Input Signal According to typical value in "3. ELECTRICAL CHARACTERISTICS"
Lamp Current(HV) I
Oscillating Frequency
(Balance Board)
Frame rate 120 Hz
7.2 OPTICAL SPECIFICATIONS
The relative measurement methods of optical characteristics are shown in 7.2. The following items should
www.panelook.com
PRODUCT SPECIFICATION
L
F
W
25
±
2
50
±
10
14.5 ± 0.5
47±2
o
C
%RH
mA
KHz
be measured under the test conditions described in 7.1 and stable environment shown in Note (6).
Item S
Contrast Ratio CR 4600 6500
Response Time
Center Luminance of White L
White Variation
Cross Talk CT - - 4.0 %
Red
Green
Color
Chromaticity
Viewing
Angle
Blue
White
Color Gamut CG
Horizontal
Ver t i c a l
mbol Condition Min. Typ. Max. Unit Note
-
Gray to gray
average
C
δ
W
θ
=0°,
θ
=0
Rx 0.630 -
R
Gx 0.290 G
Bx 0.148 -
B
Wx 0.280 W
θ
+
θ
-
θ
+
θ
-
x
Viewing angle at
Normal direction
CR
°
Y
≥
20
- 4.5 9 ms (3)
400 500
- - 1.3 -
0.323 -
Typ. –
0.03
80 88 80 88 80 88 80 88 -
0.597 -
0.049 -
0.290
-72 -%NTSC
-
Typ. +
0.03
-
cd
-
Deg
.
(6)
(1)
Version 2.1 26 DateΚΚΚΚ19 Jan 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 27
Global LCD Panel Exchange Center
T
Note (1) Definition of Viewing Angle (θx, θy):
Viewing angles are measured by Autronic Conoscope Cono-80
www.panelook.com
PRODUCT SPECIFICATION
Normal
θ
x = θy = 0º
θy- θy+
θ
X-
= 90º
6 o’clock
θ
y-
= 90º
x-
y-
Note (2) Definition of Contrast Ratio (CR):
The contrast ratio can be calculated by the following expression.
Contrast Ratio (CR) = L255 / L0
L255: Luminance of gray level 255
L 0: Luminance of gray level 0
CR = CR (5), where CR (X) is corresponding to the Contrast Ratio of the point X at the figure in
Note (7).
θx−
θx+
12 o’clock direction
y+
θ
y+
= 90º
x+
θ
X+
= 90º
Note (3) Definition of Gray to Gray Switching Time :
100%
90%
Optical
Response
10%
0%
Gray to gray
switching time
Gray to gray
switching time
ime
Version 2.1 27 DateΚΚΚΚ19 Jan 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 28
Global LCD Panel Exchange Center
A
(
)
A
(
)
(
)
A
(
)
A
(
)
(
)
www.panelook.com
PRODUCT SPECIFICATION
The driving signal means the signal of gray level 0, 63, 127, 191, 255.
Gray to gray average time means the average switching time of gray level 0, 63, 127, 191, 255 to
each other.
Note (4) Definition of Luminance of White (L
Measure the luminance of gray level 255 at center point and 5 points
L
= L (5)
C
L
= [L (1)+ L (2)+ L (3)+ L (4)+ L (5)] / 5
AVE
where L (x) is corresponding to the luminance of the point X at the figure in Note (7).
Note (5) Definition of Cross Talk (CT):
CT = | Y
– YA | / Y
B
×
100 (%)
A
Where:
(a)
Y
= Luminance of measured location without gray level 255 pattern (cd/m2)
A
Y
= Luminance of measured location with gray level 255 pattern (cd/m2)
B
ctive Area
Gray 51
Y
Y
D,W
A, U
A, R
Y
(D/8,W/2)
A, L
Y
(D/2,7W/8)
A, D
(0, 0)
, L
):
C
AVE
(D/2,W/8)
(7D/8,W/2)
(D/4,W/4)
Y
(D/8,W/2)
B, L
Y
(D/2,7W/8)
B, D
0, 0
ctive Area
Gray 0
Gray 255
Gray 51
Y
(D/2,W/8)
B, U
Y
(7D/8,W/2)
B, R
(3D/4,3W/4)
D,W
(b)
Y
= Luminance of measured location without gray level 255 pattern (cd/m2)
A
Y
= Luminance of measured location with gray level 255 pattern (cd/m2)
B
Y
(D/8,W/2)
A, L
Y
(D/2,7W/8)
A, D
(0, 0)
ctive Area
Gray 0
Y
Y
D,W
A, U
A, R
(D/2,W/8)
(7D/8,W/2)
(D/4,W/4)
Y
(D/8,W/2)
B, L
Y
(D/2,7W/8)
B, D
0, 0
ctive Area
Gray 0
Gray 255
Gray 0
Y
(D/2,W/8)
B, U
Y
(7D/8,W/2)
B, R
(3D/4,3W/4)
D,W
Version 2.1 28 DateΚΚΚΚ19 Jan 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 29
Global LCD Panel Exchange Center
Note (6) Measurement Setup:
The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature
change during measuring. In order to stabilize the luminance, the measurement should be
executed after lighting Backlight for 1 hour in a windless room.
LCD Module
LCD Panel
www.panelook.com
PRODUCT SPECIFICATION
CS-2000
Field of View = 1º
500 mm
Note (7) Definition of White Variation (
Measure the luminance of gray level 255 at 5 points
δ
W = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]
W/4
Light Shield Room
(Ambient Luminance < 2lux)
δ
W):
Horizontal Line
D
D/4 D/2 3D/4
1 2
X
W
W/2
5
: Test Point
X=1 to 5
Vertical Line
3W/4
3 4
Active Area
Version 2.1 29 DateΚΚΚΚ19 Jan 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 30
Global LCD Panel Exchange Center
8. DEFINITION OF LABELS
8.1 CMO MODULE LABEL
The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.
www.panelook.com
PRODUCT SPECIFICATION
V400H1 -LH9 Rev. XX
CHI MEI
OPTOELECTRONICS
(a) Model Name: V400H1-LH9
(b) Revision: Rev. XX, for example: A0, A1… B1, B2… or C1, C2…etc.
(c) Production Locations / Factory ID: IN TAIWAN (GEMN) or IN CHINA (LEOO or CAPG or CANO)
(d) CMO barcode definition:
Serial ID: XX-XX-X-XX-YMD-L-NNNN
Code Meaning Description
XX CMO internal use XX Revision Cover all the change
X-XX CMO internal use -
Year, month, day
YMD
L Product line # Line 1=1, Line 2=2, Line 3=3, …
NNNN Serial number Manufacturing sequence of product
(e) Customer’s barcode definition:
X X X X X X X Y M D L N N N N
CM40H19XXXXXLXXLYMDNNNN
Year: 2001=1, 2002=2, 2003=3, 2004=4…
Month: Jan. ~ Dec.=1, 2, 3, ~, 9, A, B, C
st
Day: 1
to 31st =1, 2, 3, ~, 9, A, B, C, ~, W, X, Y, exclude I, O, and U
MADE IN TAIWAN
RoHS GEMN
Serial ID: CM-40H19-X-X-X-XX-L-XX-L-YMD-NNNN
Code Meaning Description
CM Supplier code CMO=CM
40H19
XX
XX
YMD
NNNN Serial number By LCD supplier
Model number
X Revision code C1=A, C2=B, ……C9=I
Source driver IC code
X
Gate driver IC code
X
Cell location Tainan, Taiwan=TN
L Cell line # 1~12=0~C
Module location Tainan, Taiwan=TN
Module line # 1~12=0~C
L
Year, month, day
V400H1-LH9=40H19
Century=1, CLL=2, Demos=3, Epson=4, Fujitsu=5, Himax=6,
Hitachi=7, Hynix=8, LDI=9, Matsushita=A, NEC=B, Novatec=C,
OKI=D, Philips=E, Renasas=F, Samsung=G, Sanyo=H, Sharp=I,
TI=J, Topro=K, Toshiba=L, Windbond=M
Year: 2001=1, 2002=2, 2003=3, 2004=4…
Month: Jan. ~ Dec.=1, 2, 3, ~, 9, A, B, C
st
Day: 1
to 31st =1, 2, 3, ~, 9, A, B, C, ~, W, X, Y, exclude I, O, and U
Version 2.1 30 DateΚΚΚΚ19 Jan 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 31
Global LCD Panel Exchange Center
9. PACKAGING
9.1 PACKING SPECIFICATIONS
(1) 5 LCD TV modules / 1 Box
Κ
(2) Box dimensions
1060(L)x378(W)x650(H)mm
www.panelook.com
PRODUCT SPECIFICATION
(3) Weight
Κ
Approx. 51.88Kg(5 modules per carton)
9.2 PACKING METHOD
Figures 9-1 and 9-2 are the packing method
Figure.9-1 packing method
Version 2.1 31 DateΚΚΚΚ19 Jan 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 32
Global LCD Panel Exchange Center
www.panelook.com
PRODUCT SPECIFICATION
Sea / Land Transportation
(40ft Container)
Air Transportation
Figure. 9-2 Packing method
Version 2.1 32 DateΚΚΚΚ19 Jan 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 33
Global LCD Panel Exchange Center
www.panelook.com
PRODUCT SPECIFICATION
10. PRECAUTIONS
10.1 ASSEMBLY AND HANDLING PRECAUTIONS
(1) Do not apply rough force such as bending or twisting to the module during assembly.
(2) It is recommended to assemble or to install a module into the user’s system in clean working areas.
The dust and oil may cause electrical short or worsen the polarizer.
(3) Do not apply pressure or impulse to the module to prevent the damage of LCD panel and backlight.
(4) Always follow the correct power-on sequence when the LCD module is turned on. This can prevent the
damage and latch-up of the CMOS LSI chips.
(5) Do not plug in or pull out the I/F connector while the module is in operation.
(6) Do not disassemble the module.
(7) Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and
easily scratched.
(8) Moisture can easily penetrate into LCD module and may cause the damage during operation.
(9) High temperature or humidity may deteriorate the performance of LCD module. Please store LCD
modules in the specified storage conditions.
(10) When ambient temperature is lower than 10ºC, the display quality might be reduced. For example, the
response time will become slow, and the starting voltage of CCFL will be higher than that of room
temperature.
10.2 SAFETY PRECAUTIONS
(1) The startup voltage of a backlight is over 1000 Volts. It may cause an electrical shock while assembling
with the inverter. Do not disassemble the module or insert anything into the backlight unit.
(2) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In
case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
(3) After the module’s end of life, it is not harmful in case of normal operation and storage.
10.3 SAFETY STANDARDS
The LCD module should be certified with safety regulations as follows:
Regulatory Item Standard
UL UL 60950-1: 2007
cUL CAN/CSA C22.2 No.60950-1-03: 2007
Information Technology equipment
IEC 60950 -1: 2005
CB
EN60950-1: 2009
UL UL 60065: 2007
cUL CAN/CSA C22.2 No.60065-03: 2006
Audio/Video Apparatus
IEC 60065: 2005
CB
EN 60065: 2008
Version 2.1 33 DateΚΚΚΚ19 Jan 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 34
Global LCD Panel Exchange Center
11. MECHANICAL CHARACTERISTICS
www.panelook.com
PRODUCT SPECIFICATION
ڻႝηިҽԖϦљ
CHI MEI
Version 2.1 34 DateΚΚΚΚ19 Jan 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 35
Global LCD Panel Exchange Center
www.panelook.com
PRODUCT SPECIFICATION
ڻႝηިҽԖϦљ
CHI MEI
Version 2.1 35 DateΚΚΚΚ19 Jan 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 36
Global LCD Panel Exchange Center
www.panelook.com
PRODUCT SPECIFICATION
ڻႝηިҽԖϦљ
CHI MEI
Version 2.1 36 DateΚΚΚΚ19 Jan 2011
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Loading...