Please return 1 copy for your confirmation with your
signature and comments.
Approved By Checked By Prepared By
Chao-Chun Chung Vincent Chou
Kevin Tsai
Version 2.0 1 DateΚΚΚΚ7 Mar 2012
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
PRODUCT SPECIFICATION
CONTENTS
1. GENERAL DESCRIPTION ......................................................................................................................................................... 5
1.4 GENERAL SPECIFICATIONS .............................................................................................................................5
7.1 TEST CONDITIONS........................................................................................................................................... 28
9. DEFINITION OF LABELS......................................................................................................................................................... 34
Note (1) Please refer to the attached drawings in chapter 9 for more information about the front and back outlines.
Note (2) Please refer sec 3.1 and 3.2 for more information of Power consumption
Note (3) The spec. of the surface treatment is temporarily for this phase. CMI reserves the rights to change this feature.
RGB vertical stripe
- -
Version 2.0 5 DateΚΚΚΚ7 Mar 2012
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
1.5 MECHANICAL SPECIFICATIONS
Item Min. Typ. Max. Unit Note
www.panelook.com
PRODUCT SPECIFICATION
Horizontal (H) 759 760 761
Horizontal (H)
Vertical (V)
Depth (D)
Depth (D)
Weight - 4860 - -
Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.
Note (2) Module Depth is between bezel to rear.
Note (3) Module Depth is between bezel to Inverter cover.
Vertical (V) 449 450 451
Depth (D) 31.5 32.5 33.5
Depth (D) 46.9 47.9 48.9
mm
mm
mm
mm
(1)
(1)
(2)
(3)
Version 2.0 6 DateΚΚΚΚ7 Mar 2012
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
2. ABSOLUTE MAXIMUM RATINGS
2.1 ABSOLUTE RATINGS OF ENVIRONMENT
Item Symbol
Storage Temperature TST -20 +60 ºC (1)
Operating Ambient Temperature TOP 0 50 ºC (1), (2)
Shock (Non-Operating) SNOP - 50 G (3), (5)
Vibration (Non-Operating) VNOP - 1.0 G (4), (5)
Note (1) Temperature and relative humidity range is shown in the figure below.
(a) 90 %RH Max. (Ta Љ 40 ºC).
(b) Wet-bulb temperature should be 39 ºC Max. (Ta > 40 ºC).
www.panelook.com
PRODUCT SPECIFICATION
Value
Unit Note
Min. Max.
(c) No condensation.
Note (2) The maximum operating temperature is based on the test condition that the surface temperature of
display area is less than or equal to 65 ºC with LCD module alone in a temperature controlled chamber.
Thermal management should be considered in final product design to prevent the surface temperature
of display area from being over 65 ºC. The range of operating temperature may degrade in case of
improper thermal management in final product design.
Note (3) 11 ms, half sine wave, 1 time for ± X, ± Y, ± Z.
Note (4) 10 ~ 200 Hz, 10 min, 1 time each X, Y, Z.
Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that
the module would not be twisted or bent by the fixture.
Version 2.0 7 DateΚΚΚΚ7 Mar 2012
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
2.2 PACKAGE STORAGE
When storing modules as spares for a long time, the following precaution is necessary.
(a) Do not leave the module in high temperature, and high humidity for a long time, It is highly recommended to
store the module with temperature from 0 to 35 к at normal humidity without condensation.
(b) The module shall be stored in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent
light.
2.3 ELECTRICAL ABSOLUTE RATINGS
2.3.1 TFT LCD MODULE
Item Symbol
Power Supply Voltage VCC -0.3 13.5 V
Logic Input Voltage VIN -0.3 3.6 V
www.panelook.com
PRODUCT SPECIFICATION
Value
Unit Note
Min. Max.
(1)
2.3.2 BACKLIGHT INVERTER UNIT
Value
Item Symbol
Min. Max.
Lamp Voltage VW
Power Supply Voltage VBL 0 30 V (1)
Control Signal Level
Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation
should be restricted to the conditions described under Normal Operating Conditions.
Note (2) No moisture condensation or freezing.
Note (3) The control signals include On/Off Control and Internal PWM Control.
Ё
Ё
-0.3 7 V (1), (3)
3000 VRMS
Unit Note
Version 2.0 8 DateΚΚΚΚ7 Mar 2012
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
3. ELECTRICAL CHARACTERISTICS
3.1 TFT LCD MODULE
(Ta = 25 ± 2 ºC)
Parameter Symbol
www.panelook.com
PRODUCT SPECIFICATION
Value
Unit Note
Min. Typ. Max.
Power Supply Voltage VCC
Rush Current I
RUSH
White Pattern
Power consumption
Horizontal Stripe
P
T
Black Pattern
White Pattern Icc
Power Supply Current
Horizontal Stripe Icc
Black Pattern Icc
LVDS
interface
Differential Input High
Threshold Voltage
Differential Input Low
Threshold Voltage
Common Input Voltage
Differential input voltage
(single-end)
Terminating Resistor
V
V
V
|V
LVTH
LVTL
CM
ID
R
T
10.8 12 13.2
Ё Ё
Ё
Ё
Ё
Ё
Ё
Ё
+100
-500
3.76 4.53
5.47 6.40
3.6 4.21
0.31
0.456
0.3
Ё
Ё
2.25
0.38 A
0.53 A
0.35 A
+500 mV
-100 mV
1.0 1.2 1.4 V
| 200
Ё
Ё
100
600 mV
Ё
ohm
V (1)
A (2)
W
W
(3)
W
(4)
(5)
CMIS
interface
Input High Threshold Voltage
Input Low Threshold Voltage
V
2.7
IH
0
V
IL
Ё
Ё
3.3 V
0.7 V
Note (1) The module should be always operated within the above ranges.
Version 2.0 9 DateΚΚΚΚ7 Mar 2012
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
PRODUCT SPECIFICATION
GND
Vcc rising time is 470us
0.9Vcc
0.1Vcc
470us
Vcc
Note (3) The Specified Power consumption is under a,b,c pattern.
Note (4) The specified power supply current is under the conditions at Vcc = 12 V, Ta = 25 ± 2 ºC, f
whereas a power dissipation check pattern below is displayed.
= 60 Hz,
v
Version 2.0 10 DateΚΚΚΚ7 Mar 2012
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
PRODUCT SPECIFICATION
c. Horizontal Pattern
a. White Pattern
Active Area
b. Black Pattern
Active Area
Note (4) The LVDS input characteristics are as follows :
Version 2.0 11 DateΚΚΚΚ7 Mar 2012
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
3.2 BACKLIGHT CONNECTOR PIN CONFIGURATION
3.2.1 LAMP SPECIFICATION (Ta = 25 ± 2 ºC)
Parameter Symbol
Min. Typ. Max.
PRODUCT SPECIFICATION
Value
Unit Note
Lamp Input Voltage VL
- 1550 -
Lamp Current IL 10.0 10.5 11.0 mA
- - 2700
Lamp Turn On Voltage VS
- - 2290
Operating Frequency FL
Lamp Life Time LBL
30 - 80
50,000 - -
3.2.2 ELECTRICAL SPECIFICATION
(Ta = 25 ± 2 ºC)
Value
Parameter Symbol
Min. Typ. Max.
Total Power Consumption P
- 65 69 W (5), (6), IL =10.5mA
255
Power Supply Voltage VBL 22.8 24.0 25.2 VDC
V
RMS
(1)
RMS
V
RMS
V
RMS
KHz
Hrs
=10.5mA
I
L
Ta = 0 º C ( 2 )
Ta = 25 ºC(3)
(4)
Unit Note
Power Supply Current IBL - 2.71 2.88 A Non Dimming
V
=24V,(IL=typ)
Inrush current IR
- - 4.22 A
peak
BL
(7)
Input Ripple Noise - - - 912 mVP-P VBL=22.8V
Oscillating Frequency FW
60 63 66
kHz (3)
Dimming Frequency FB 150 160 170 Hz
PWM Duty Ratio D
10 - 100 % (8)
MIN
Note (1) Lamp current is measured by utilizing AC current probe Tektronix P6022 as shown below:
Version 2.0 12 DateΚΚΚΚ7 Mar 2012
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
PRODUCT SPECIFICATION
Note (2) The lamp starting voltage V
up duration. Otherwise the lamp could not be lighted on completed.
Note (3) The lamp frequency may produce interference with horizontal synchronous frequency of the display
input signals, and it may result in line flow on the display. In order to avoid interference, the lamp
frequency should be detached from the horizontal synchronous frequency and its harmonics as far
as possible.
LCD
Module
HV (Pink)
HV (White)
HV (Pink)
HV (White)
HV (Pink)
HV (White)
HV (Pink)
HV (White)
should be applied to the lamp for more than 1 second under starting
S
1
1
1
2
1
2
2
2
A
A
A
A
A
A
A
Inverter
Note (4) The life time of a lamp is defined as when the brightness is larger than 50% of its original value and
the effective discharge length is longer than 80% of its original length (Effective discharge length is
defined as an area that has equal to or more than 70% brightness compared to the brightness at
the center point of lamp.) as the time in which it continues to operate under the condition at Ta = 25
2к and I
Note (5) The power supply capacity should be higher than the total inverter power consumption P
the pulse width modulation (PWM) mode was applied for backlight dimming, the driving current
changed as PWM duty on and off. The transient response of power supply should be considered
for the changing loading when inverter dimming.
Note (6) The measurement condition of Max. value is based on 31.5" backlight unit under input voltage 24V,
average lamp current 10.8 mA and lighting 30 minutes later.
Note (7) The duration of Input Inrush Current is about VBL Rising Time 30ms.
Note (8) 10% minimum duty ratio is only valid for electrical operation
= 10.0~11.0 mA
L
RMS
.
. Since
BL
Version 2.0 13 DateΚΚΚΚ7 Mar 2012
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
y
3.2.3 INVERTER INTERFACE CHARACTERISTICS
Parameter Symbol
On/Off Control Voltage
Voltage
Error Signal ERR
VBL Rising Time Tr1 Ё 30 Ё Ё ms
VBL Falling Time Tf1 Ё 30 Ё Ё ms
Control Signal Rising Time Tr
Control Signal Falling Time Tf
PWM Signal Rising Time T
PWM Signal Falling Time T
Input impedance RIN
PWM Turn on Delay Time T
BLON Turn on Delay Time Ton Ё 300 Ё
BLON Turn off Time T
BLON Delay Time T
ON
OFF
HI 2.0
LO
www.panelook.com
PRODUCT SPECIFICATION
Te st
V
V
BLON
EPWM
Condition
Ё
Ё
Ё
Min. Typ. Max.
Ё
Ё Ё Ё
Ё Ё Ё
PWMR
PWMF
Ё Ё Ё
Ё Ё Ё
Ё
Ё 0 Ё Ё ms
PWM
Ё 300 Ё
off
Ё 300 Ё
on1
Value
Unit Note
2.0
0
0
Ё
Ё
Ё
Ё
5.0 V
0.8 V
5.0 V Duty on External PWM Control
0.8 V Dut
Open Collector Abnormal
0
Ё
0.8 V Normal
100 ms
100 ms
100 us
100 us
1
Ё Ё
Ё
Ё
Ё
M˖
ms
ms
ms
10%-90%V
off
BL
Note (1) The Dimming signal should be valid before backlight turns on by BLON signal. It is inhibited to
change the internal/external PWM signal during backlight turn on period.
Note (2) The power sequence and control signal timing are shown in the following figure. For a certain
reason, the inverter has a possibility to be damaged with wrong power sequence and control
signal timing.
Note (3) While system is turned ON or OFF, the power sequences must follow as below descriptions:
Turn ON sequence: VBL
Turn OFF sequence: BLOFF
Ш
PWM signal Ш BLON
Ш
PWM signal Ш VBL
Version 2.0 14 DateΚΚΚΚ7 Mar 2012
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
Tr1
V
V
V
BL
BLON
EPWM
0
9
0
0
%/
3.3V
0.8V
9
3.5V
0.8V
Ton
T
%/
Backlight on duration
Tr
Ext. Dimming Function
T
PWMR
PWM
www.panelook.com
PRODUCT SPECIFICATION
Tf1
9
%/
9
Toff
Ton1
Tf
PWMF
T
Floating
%/
V
W
External
PWM
Period
External
PWM Duty
Version 2.0 15 DateΚΚΚΚ7 Mar 2012
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
(+/
4. BLOCK DIAGRAM OF INTERFACE
4.1 TFT LCD MODULE
RX0(+/-)
RX1(+/-)
RX2(+/-)
RX3(+/-)
RXCLK
SELLVDS
ODSEL
Vcc
GND
-)
GS23301-1321S-7H
INPUT CONNECTOR
or
(
FOXCONN
equivalent
)
www.panelook.com
PRODUCT SPECIFICATION
FRAME BUFFER
TIMING
CONTROLLER
DC/DC CONVERTER &
REFERENCE VOLTAGE
SCAN DRIVER IC
TFT LCD PANEL
(1366x3x768)
DATA DRIVER IC
VBL
GND
ERR
BLON
I_PWM
E_PWN
CN1
INVERTER CONNECTOR
CviLux CI0114M1HRL-NH
CN1:
or equipment
BACKLIGHT
UNIT
Version 2.0 16 DateΚΚΚΚ7 Mar 2012
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
5. INPUT TERMINAL PIN ASSIGNMENT
5.1 TFT LCD Module Input
CNF1 Connector Pin Assignment
Pin No. Symbol Description Note
1 VCC Power supply: +12V
2 VCC Power supply: +12V
3 VCC Power supply: +12V
4 VCC Power supply: +12V
5 GND Ground
6 GND Ground
7 GND Ground
8 GND Ground
9 SELLVDS Select LVDS data format (2)(4)
10 NC No connection (3)
11 GND Ground
12 RX0- Negative transmission data of pixel 0
13 RX0+ Positive transmission data of pixel 0
14 GND Ground
15 RX1- Negative transmission data of pixel 1
16 RX1+ Positive transmission data of pixel 1
17 GND Ground
18 RX2- Negative transmission data of pixel 2
19 RX2+ Positive transmission data of pixel 2
20 GND Ground
21 RXCLK- Negative of clock
22 RXCLK+ Positive of clock
23 GND Ground
24 RX3- Negative transmission data of pixel 3
25 RX3+ Positive transmission data of pixel 3
26 GND Ground
27 NC No connection (3)
28 NC No connection (3)
29 NC No connection (3)
30 GND Ground
Note (1) Connector type: FOXCONN GS23301-1321S-7H or equivalent.
LVDS connector pin order defined as follows
www.panelook.com
PRODUCT SPECIFICATION
!
Note (2) Low = Open or connect to GND: VESA Format, High = Connect to +3.3V: JEIDA Format.
Please refer to 5.5 LVDS INTERFACE
Note (3) Reserved for internal use. Left it open.
Note (4) SELLVDS pin connected to the LCM side has the following diagram.
Version 2.0 17 DateΚΚΚΚ7 Mar 2012
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
R1 in the system side should be less than 1K Ohm. (R1 < 1K Ohm)
www.panelook.com
PRODUCT SPECIFICATION
Version 2.0 18 DateΚΚΚΚ7 Mar 2012
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
5.2 BACKLIGHT UNIT
The pin configuration for the housing and leader wire is shown in the table below.
www.panelook.com
PRODUCT SPECIFICATION
CN2-CN5
Pin No. Symbol Description
1 HV High Voltage PINK
2 HV High Voltage WHITE
Note (1) The backlight interface housing for high voltage side is Cvilux CP042ESFA00 or equivalent. The mating
header on inverter part number is Cvilux CP042EP1MFB-LF or equivalent
(Housing): Cvilux CP042ESFA00 or equivalent
Cvilux
CP042ESFA00
Wire Color
or equivalent
Version 2.0 19 DateΚΚΚΚ7 Mar 2012
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
INVERTER UNIT
CN1(Header): CviLux
Pin No. Symbol Description
1
2
3
4
5
6
7
8
9
10
11 ERR
12 BLON Backlight on/off control
13 NC NC
14 E_PWM External PWM control signal
CI0114M1HRL-NH or equipment
VBL +24V Power input
GND Ground
Normal (GND)
Abnormal ( open collector)
www.panelook.com
PRODUCT SPECIFICATION
CN2-CN5(Header):
Pin No. Symbol Description
1
2
CviLux CP042EP1MFB-LF or equivalent
CCFL HOT
CCFL HOT
CCFL high voltage
CCFL high voltage
Version 2.0 20 DateΚΚΚΚ7 Mar 2012
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
p
G0-G
0
G0-G
0
5.3 BLOCK DIAGRAM OF INTERFACE
www.panelook.com
PRODUCT SPECIFICATION
TxIN
R0-R7
7
-B7
B
DE
Host
Graphics
Controller
PLL
LVDS Transmitter
THC63LVDM83A
(LVDF83A)
Rx0+
Rx0-
Rx1+
Rx1-
Rx2+
Rx2Rx3+
-
CLK+
-
51Ө
51Ө
Ө
51
Ө
51
51
Ө
100pF
51
Ө
51
Ө
100pF
51
Ө
Ө
51
51
Ө
100pF
100
100pF
LVDS Receiver
THC63LVDF84A
RxOUT
R0-R7
7
F
-B7
B
DE
PLL
DCLK
Timing
Controller
R0~R7 : Pixel R Data ,
G0~G7 : Pixel G Data ,
B0~B7 : Pixel B Data ,
DE : Data enable signal
DCLK : Data clock signal
Note (1) The system must have the transmitter to drive the module.
Note (2) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it is
used differentially.
Version 2.0 21 DateΚΚΚΚ7 Mar 2012
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
5.4 LVDS INTERFACE
SELLVDS = L or Open (VESA)
www.panelook.com
PRODUCT SPECIFICATION
SELLVDS = H (JEIDA)
R0~R7: Pixel R Data (7; MSB, 0; LSB)
G0~G7: Pixel G Data (7; MSB, 0; LSB)
B0~B7: Pixel B Data (7; MSB, 0; LSB)
DE : Data enable signal
Notes(1) RSVD(reserved)pins on the transmitter shall be “H” or( “L” or OPEN)
Version 2.0 22 DateΚΚΚΚ7 Mar 2012
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
PRODUCT SPECIFICATION
5.5 COLOR DATA INPUT ASSIGNMENT
The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for the color.
The higher the binary input, the brighter the color. The table below provides the assignment of the color versus