CHIMEI INNOLUX V315H3-LE8 Specification

Global LCD Panel Exchange Center

MODEL NO.: V315H3

www.panelook.com

PRODUCT SPECIFICATION

ʳ

ϭ Tentative Specificationʳ

Preliminary Specification

Ϯ
ϭ Approval Specification

SUFFIX: LE8

Customer:

APPROVED BY SIGNATURE

Name / Title

Note

Approved By Checked By Prepared By

Chao-Chun Chung Vincent Chou Archer Chang

Version 0.0 1 Date

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

ΚΚΚΚ

04 Oct 2010

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

PRODUCT SPECIFICATION

CONTENTS

1. GENERAL DESCRIPTION......................................................................................................................................5

1.1 OVERVIEW....................................................................................................................................................5

1.2 FEATURES ....................................................................................................................................................5

1.3 APPLICATION................................................................................................................................................5

1.4 GENERAL SPECIFICATIONS ........................................................................................................................5

1.5 MECHANICAL SPECIFICATIONS ..................................................................................................................6

2. ABSOLUTE MAXIMUM RATINGS ...........................................................................................................................7

2.1 ABSOLUTE RATINGS OF ENVIRONMENT....................................................................................................7

2.2 PACKAGE STORAGE ....................................................................................................................................8

2.3 ELECTRICAL ABSOLUTE RATINGS..............................................................................................................8

2.3.1 TFT LCD MODULE...............................................................................................................................8

2.3.2 BACKLIGHT INVERTER UNIT .............................................................................................................8

3. ELECTRICAL CHARACTERISTICS ........................................................................................................................9

3.1 TFT LCD MODULE.........................................................................................................................................9

3.2 BACKLIGHT CONVERTER UNIT.................................................................................................................12

3.2.1 LED LIGHT BAR CHARACTERISTICS ..............................................................................................12

3.2.2 CONVERTER CHARACTERISTICS...................................................................................................12

3.2.3 CONVERTER INTERFACE CHARACTERISTICS...............................................................................13

4. BLOCK DIAGRAM OF INTERFACE......................................................................................................................15

4.1 TFT LCD MODULE.......................................................................................................................................15

5. INPUT TERMINAL PIN ASSIGNMENT..................................................................................................................16

5.1 TFT LCD Module Input .................................................................................................................................16

5.2 BACKLIGHT UNIT........................................................................................................................................ 20

5.3 CONVERTER UNIT......................................................................................................................................20

5.4 BLOCK DIAGRAM OF INTERFACE .............................................................................................................20

5.5 LVDS INTERFACE .......................................................................................................................................24

5.6 COLOR DATA INPUT ASSIGNMENT............................................................................................................24

6. INTERFACE TIMING.............................................................................................................................................26

6.1 INPUT SIGNAL TIMING SPECIFICATIONS..................................................................................................26

6.2 POWER ON/OFF SEQUENCE.....................................................................................................................29

Version 0.0 2 Date

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

ΚΚΚΚ

04 Oct 2010

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

PRODUCT SPECIFICATION

7. OPTICAL CHARACTERISTICS............................................................................................................................. 30

7.1 TEST CONDITIONS .....................................................................................................................................30

7.2 OPTICAL SPECIFICATIONS ........................................................................................................................31

8. PRECAUTIONS .................................................................................................................................................... 36

8.1 ASSEMBLY AND HANDLING PRECAUTIONS .............................................................................................36

8.2 SAFETY PRECAUTIONS............................................................................................................................. 36

9. DEFINITION OF LABELS......................................................................................................................................37

9.1 CMI MODULE LABEL...................................................................................................................................37

10. PACKAGING .......................................................................................................................................................38

10.1 PACKAGING SPECIFICATIONS.................................................................................................................38

10.2 PACKAGING METHOD .............................................................................................................................. 38

11. INTERNATIONAL STANDARDS………………………………………………………..…………………………………..40

11.1 SAFETY…………………………………………………………………………………………………………………40

11.2 EMC……………………………………………………………………………………………………………………...40

12. MECHANICAL CHARACTERISTIC .....................................................................................................................41

Appendix – TWO Wire BUS INTRODUCTION ...........................................................................................................44

A.1 PIN ASSIGNMENT.......................................................................................................................................44

A.2 I2C BUS APPLICATION NOTE.....................................................................................................................44

A.3 TWO WIRE BUS DEVICE ADDRESS...........................................................................................................44

Version 0.0 3 Date

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

ΚΚΚΚ

04 Oct 2010

www.panelook.com

Global LCD Panel Exchange Center

Version Date Page(New) Section Description
Ver. 0.0 Oct. 4, 2010 All All The Preliminary specification was first issued.

www.panelook.com

PRODUCT SPECIFICATION

REVISION HISTORY

Version 0.0 4 Date

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

ΚΚΚΚ

04 Oct 2010

www.panelook.com

Global LCD Panel Exchange Center

1. GENERAL DESCRIPTION

1.1 OVERVIEW

V315H3-LE8 is a 31.5” TFT Liquid Crystal Display module with LED Backlight unit and 4ch-LVDS interface. This

module supports 1920 x 1080 Full HDTV format and can display 1.07G (8-bit+Hi-FRC)colors. The converter

module for backlight is built-in.

1.2 FEATURES

Ё

High brightness (450 nits)

Ё

High contrast ratio (5000:1)

Ё

Fast response time (6.5ms)

Ё

High color saturation (NTSC 72%)

Ё

Full HDTV (1920 x 1080 pixels) resolution, true HDTV format

Ё

DE (Data Enable) only mode

www.panelook.com

PRODUCT SPECIFICATION

Ё

LVDS (Low Voltage Differential Signaling) interface

Ё

Optimized response time for 120 Hz frame rate

Ё

Ultra wide viewing angle : Super MVA technology

Ё

RoHs compliance

1.3 APPLICATION

Ё

Standard Living Room TVs

Ё

Public Display Application

Ё

Home Theater Application

Ё

MFM Application

1.4 GENERAL SPECIFICATIONS

Item Specification Unit Note

Active Area 698.4 (H) x 392.85 (V) mm

Bezel Opening Area 705.4(H) x 400 (V) mm

Driver Element a-si TFT active matrix - -

Pixel Number 1920 x R.G.B. x 1080 pixel -

Pixel Pitch(Sub Pixel) 0.12125 (H) x 0.36375 (V) mm -

(1)

Pixel Arrangement RGB vertical stripe - -

Power consumption 43W Watt (2)

Display Colors 1.07G color -

Display Operation Mode Transmissive mode / Normally Black - -

Surface Treatment Anti-Glare coating (Haze 11%) - (3)

Note (1) Please refer to the attached drawings in chapter 9 for more information about the front and back outlines.

Note (2) Please refer sec 3.1 and 3.2 for more information of Power consumption

Note (3) The spec. of the surface treatment is temporarily for this phase. CMI reserves the rights to change this feature.

Version 0.0 5 Date

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

ΚΚΚΚ

04 Oct 2010

www.panelook.com

Global LCD Panel Exchange Center

1.5 MECHANICAL SPECIFICATIONS

Item Min. Typ. Max. Unit Note

Horizontal (H) 734.4 735.4 736.4 mm (1)

Vertical (V) 432 433 434 mm (1)

Module Size

Depth (D) 9.8 10.8 11.8 mm (2)

Depth (D) 30.7 31.7 32.7 mm (3)

Weight - 4300 - g -

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

Note (2) Module Depth is between bezel to T-CON cover.

Note (3) Module Depth is between bezel to converter cover.

www.panelook.com

PRODUCT SPECIFICATION

Version 0.0 6 Date

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

ΚΚΚΚ

04 Oct 2010

www.panelook.com

Global LCD Panel Exchange Center

2. ABSOLUTE MAXIMUM RATINGS

2.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item Symbol

Storage Temperature TST -20 +60 ºC (1)

Operating Ambient Temperature TOP 0 50 ºC (1), (2)

Shock (Non-Operating) SNOP - 50 G (3), (5)

Vibration (Non-Operating) VNOP - 1.0 G (4), (5)

Note (1) Temperature and relative humidity range is shown in the figure below.

www.panelook.com

PRODUCT SPECIFICATION

Value

Unit Note

Min. Max.

(a) 90 %RH Max. (Ta

(b) Wet-bulb temperature should be 39 ºC Max. (Ta > 40 ºC).

(c) No condensation.

Note (2) The maximum operating temperature is based on the test condition that the surface temperature of

display area is less than or equal to 65 ºC with LCD module alone in a temperature controlled chamber.

Thermal management should be considered in final product design to prevent the surface temperature

of display area from being over 65 ºC. The range of operating temperature may degrade in case of

improper thermal management in final product design.

Note (3) 11 ms, half sine wave, 1 time for ± X, ± Y, ± Z.

Note (4) 10 ~ 200 Hz, 10 min, 1 time each X, Y, Z.

Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that

the module would not be twisted or bent by the fixture.

Љ

40 ºC).

Version 0.0 7 Date

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

ΚΚΚΚ

04 Oct 2010

www.panelook.com

Global LCD Panel Exchange Center

2.2 PACKAGE STORAGE

When storing modules as spares for a long time, the following precaution is necessary.

(a) Do not leave the module in high temperature, and high humidity for a long time, It is highly recommended to

www.panelook.com

PRODUCT SPECIFICATION

store the module with temperature from 0 to 35

(b) The module shall be stored in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent

light.

к

at normal humidity without condensation.

2.3 ELECTRICAL ABSOLUTE RATINGS

2.3.1 TFT LCD MODULE

Value

Item Symbol

Power Supply Voltage VCC -0.3 13.5 V

Logic Input Voltage VIN -0.3 3.6 V

2.3.2 BACKLIGHT CONVERTER UNIT

Item Symbol

Light bar Voltage VW

Min. Max.

Value

Min. Max.

Ё

60 V

Unit Note

(1)

Unit Note

DC

Power Supply Voltage VBL 0 30 V (1)

Ё

Control Signal Level

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation

should be restricted to the conditions described under Normal Operating Conditions.

Note (2) No moisture condensation or freezing.

Note (3) The control signals include On/Off Control and External PWM Control.

-0.3 7 V (1), (3)

Version 0.0 8 Date

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

ΚΚΚΚ

04 Oct 2010

www.panelook.com

Global LCD Panel Exchange Center

3. ELECTRICAL CHARACTERISTICS

3.1 TFT LCD MODULE

(Ta = 25 ± 2 ºC)

Parameter Symbol

Power Supply Voltage VCC 10.8 12 13.2 V (1)

Rush Current I

Power consumption P

White Pattern

www.panelook.com

PRODUCT SPECIFICATION

Value

Unit Note

Min. Typ. Max.

Ё

RUSH

T

Ё

Ё

Ё

Ё

4.836 A (2)

XX XX (3)

Ё

0.528

A

Power Supply Current

Differential Input High
Threshold Voltage

Differential Input Low

Threshold Voltage
LVDS
interface

Common Input Voltage VCM 1.0 1.2 1.4 V

Differential input voltage

(single-end)

Terminating Resistor R

CMIS
interface

Input High Threshold Voltage VIH 2.7

Input Low Threshold Voltage V

Horizontal Stripe

Black Pattern

Ё

Ё

V

LVT H

V

LVTL

| 200

|V

ID

T

0

IL

Ё

Ё

+100

Ё

Ё

0.876 1.092 A

0.516

Ё

Ё

Ё

100

Ё

Ё

Note (1) The module should be always operated within the above ranges.

(4)

Ё

Ё

-100 mV

A

mV

(5)

600 mV

Ё

ohm

3.3 V

0.7 V

Version 0.0 9 Date

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

ΚΚΚΚ

04 Oct 2010

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

PRODUCT SPECIFICATION

GND

Vcc rising time is 470us

0.9Vcc

0.1Vcc

470us

Vcc

Note (3) The Specified Power consumption is under XXX pattern.

Note (4) The specified power supply current is under the conditions at Vcc = 12 V, Ta = 25 ± 2 ºC, f

whereas a power dissipation check pattern below is displayed.

Version 0.0 10 Date

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

= 120 Hz,

v

ΚΚΚΚ

04 Oct 2010

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

PRODUCT SPECIFICATION

c. Horizontal Pattern

a. White Pattern

Active Area

b. Black Pattern

Active Area

Note (4) The LVDS input characteristics are as follows :

Version 0.0 11 Date

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

ΚΚΚΚ

04 Oct 2010

www.panelook.com

Global LCD Panel Exchange Center

3.2 BACKLIGHT CONVERTER UNIT

www.panelook.com

PRODUCT SPECIFICATION

3.2.1 LED LIGHT BAR CHARACTERISTICS (

The backlight unit contains 2pcs light bar.

Parameter Symbol

Total Current (10 String) If

One String Current IL

LED Forward Voltage Vf

One String Voltage VW

Ϧ

One String Voltage Variation

Life time -

Note (1) The lifetime is defined as the time which luminance of the LED decays to 50% compared to the

initial value, Operating condition: Continuous operating at Ta = 25±2 , I

VW

3.2.2 CONVERTER CHARACTERISTICS (

Parameter Symbol

Power Consumption PBL - 41.3 48.1 W

Converter Input Voltage VBL

Converter Input Current IBL

Input Inrush Current - - - 2.68 Apeak

Dimming Frequency FB 150 160 170 Hz
Minimum Duty Ratio D

Note (1) The power supply capacity should be higher than the total converter power consumption PBL. Since

MIN

Ta = 25 ± 2 ºC)

Value

Min. Typ. Max.

-

-

2.8 3.1 3.4

42 -

- -

30,000 - -

Ta = 25 ± 2 ºC)

Min. Typ. Max.

22.8 24 25.2

-

5 10 - % (4)

800 848

80 84.8

51

2

к

Value

1.72 2.0 A

Unit Note

mA

mA

IL =80mA

V

DC

IL =80mA

V

DC

V

Hrs (1)

=80mA.

L

Unit Note

(1),(2) IL = 80 mA

VDC

Non Dimming

=24V, (IL=typ.)

V

BL

(3)

the pulse width modulation (PWM) mode was applied for backlight dimming, the driving current

changed as PWM duty on and off. The transient response of power supply should be considered for

the changing loading when converter dimming.

Note (2) The measurement condition of Max. value is based on 31.5" backlight unit under input voltage 24V,

average LED current 84.8 mA and lighting 1 hour later.

Note (3) The duration of rush current is about 30ms.

Note (4) 5% minimum duty ratio is only valid for electrical operation.

Version 0.0 12 Date

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

ΚΚΚΚ

04 Oct 2010

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

3.2.3 CONVERTER INTERFACE CHARACTERISTICS

www.panelook.com

PRODUCT SPECIFICATION

Parameter Symbol

ON

On/Off Control Voltage

OFF

External PWM Control
Voltage

Error Signal ERR

VBL Rising Time Tr1

Control Signal Rising Time Tr

Control Signal Falling Time Tf

PWM Signal Rising Time TPWMR

PWM Signal Falling Time TPWMF

HI

LO

VBLON

VEPWM

Te st

Condition

Ё

Ё

Ё

Ё

Ё

Ё

Ё

Ё

Ё

Ё

Value

Min. Typ. Max.

Ё

Ё

Ё

Ё

Ё

Ё

Ё

Ё

Ё

Ё

5.25 V

0.8 V

5.25 V Duty on

0.8 V Duty off

Ё

Ё

100 ms

100 ms

50 us

50 us

2.0

0

2.0

0

Ё

30

Ё

Ё

Ё

Ё

Unit Note

(6)

Abnormal: Open

Ё

ms 10%-90%V

collector

Normal: GND

(4)

(5)

BL

Ё

Ё

Ё

Ё

Ё

Input Impedance Rin

PWM Delay Time TPWM

Ton

BLON Delay Time

T

on1

BLON Off Time Toff

Note (1) The Dimming signal should be valid before backlight turns on by BLON signal. It is inhibited to

change the external PWM signal during backlight turn on period.

Note (2) The power sequence and control signal timing are shown in the

converter has a possibility to be damaged with wrong power sequence and control signal timing.

Note (3) While system is turned ON or OFF, the power sequences must follow as below descriptions:

Turn ON sequence: VBL → PWM signal → BLON

Turn OFF sequence: BLOFF → PWM signal → VBL

Note (4) When converter protective function is triggered, ERR will output open collector status.

Note (5)

Note (6)

The EPWM interface that inserts a pull up resistor to 5V in Max Duty (100%), please refers to Fig.2.

The BLON interface that inserts a pull up resistor to 5V, please refers to Fig.2.

1

100

300

300

300

Ё

Ё

Ё

Ё

Ё

Ё

MΩ

Ё

ms

Ё

ms

Ё

ms

Ё

ms

Fig.1

. For a certain reason, the

Version 0.0 13 Date

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

ΚΚΚΚ

04 Oct 2010

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

PRODUCT SPECIFICATION

V

V

BL

V

BLON

EPWM

9

Toff

%/

Tf1

9

%/

Tr1

%/

9

9

%/

2.0V

0.8V

Ton

Ton1

0

0

Backlight on duration

Tr

Tf

Ext. Dimming Function

PWMR

T

2.0V

0

0.8V

T

PWM

T

PWMF

Floating

V

W

EPWM

External

PWM

Period

5V +/- 5%

10k

>1M

ӨӨӨӨ

ӨӨӨӨ

10k

ӨӨӨӨ

Dimming

Circuit

External

PWM Duty

Fig. 1

Fig. 2

BLON

100%

5V +/- 5%

10k

>1M

ӨӨӨӨ

ӨӨӨӨ

10k

ӨӨӨӨ

ENA

Version 0.0 14 Date

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

ΚΚΚΚ

04 Oct 2010

www.panelook.com

Global LCD Panel Exchange Center

q

q

4. BLOCK DIAGRAM OF INTERFACE

4.1 TFT LCD MODULE

www.panelook.com

PRODUCT SPECIFICATION

CH3_0(+/-)
CH3_1(+/-)
CH3_2(+/-)
CH3_3(+/-)
CH3_4(+/-)
CH3_CLK(+/-)

CH4_0(+/-)
CH4_1(+/-)
CH4_2(+/-)
CH4_3(+/-)
CH4_4(+/-)
CH4_CLK(+/-)

CH1_0(+/-)
CH1_1(+/-)
CH1_2(+/-)
CH1_3(+/-)
CH1_4(+/-)
CH1_CLK(+/-)

CH2_0(+/-)
CH2_1(+/-)
CH2_2(+/-)
CH2_3(+/-)
CH2_4(+/-)
CH2_CLK(+/-)

or e

uivalent

or e

uivalent

CNF2: FI-RE41S-HF,JAE Taiwan

INPUT CONNECTOR

SCAN DRIVER

TIMING

CONTROLLER

CNF1: FI-RE51S-HF,JAE Taiwan

TFT LCD PANEL

(1920x3x1080)

DATA DRIVER

INPUT CONNECTOR

DC/DC CONVERTER

SELLVDS

Vcc
GND

VBL

GND

ERR

E_PWM

BLON

Converter CONNECTOR

CN1:

CI0114M1HR0-LF

(CvilLux) or equivalent

CN2-CN3:51281-1094 (Molex) or equivalent

BACKLIGHT UNIT

Version 0.0 15 Date

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

ΚΚΚΚ

04 Oct 2010

www.panelook.com

Global LCD Panel Exchange Center

5. INPUT TERMINAL PIN ASSIGNMENT

5.1 TFT LCD Module Input

CNF1 Connector Pin Assignment (FI-RE51S-HF(JAE) or equivalent)

Pin Name Description Note

1 GND Ground

2 N.C. No Connection (1)

3 N.C. No Connection (1)

4 N.C. No Connection (1)

5 N.C. No Connection (1)

6 N.C. No Connection (1)

7 SELLVDS LVDS Data Format Selection (2)

www.panelook.com

PRODUCT SPECIFICATION

8 N.C. No Connection (1)

9 N.C. No Connection (1)

10 N.C. No Connection (1)

11 GND Ground

12 CH1[0]- First pixel Negative LVDS differential data input. Pair 0

13 CH1[0]+ First pixel Positive LVDS differential data input. Pair 0

14 CH1[1]- First pixel Negative LVDS differential data input. Pair 1

15 CH1[1]+ First pixel Positive LVDS differential data input. Pair 1

16 CH1[2]- First pixel Negative LVDS differential data input. Pair l 2

17 CH1[2]+ First pixel Positive LVDS differential data input. Pair 2

18 GND Ground

19 CH1CLK- First pixel Negative LVDS differential clock input.

20 CH1CLK+ First pixel Positive LVDS differential clock input.

21 GND Ground

22 CH1[3]- First pixel Negative LVDS differential data input. Pair 3

23 CH1[3]+ First pixel Positive LVDS differential data input. Pair 3

24 CH1[4]- First pixel Negative LVDS differential data input. Pair 4

25 CH1[4]+ First pixel Positive LVDS differential data input. Pair 4

26 N.C. No Connection (1)

27 N.C. No Connection (1)

28 CH2[0]- Second pixel Negative LVDS differential data input. Pair 0

Version 0.0 16 Date

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

ΚΚΚΚ

04 Oct 2010

www.panelook.com

Global LCD Panel Exchange Center

29 CH2[0]+ Second pixel Positive LVDS differential data input. Pair 0

30 CH2[1]- Second pixel Negative LVDS differential data input. Pair 1

31 CH2[1]+ Second pixel Positive LVDS differential data input. Pair 1

32 CH2[2]- Second pixel Negative LVDS differential data input. Pair 2

33 CH2[2]+ Second pixel Positive LVDS differential data input. Pair 2

34 GND Ground

35 CH2CLK- Second pixel Negative LVDS differential clock input.

36 CH2CLK+ Second pixel Positive LVDS differential clock input.

37 GND Ground

38 CH2[3]- Second pixel Negative LVDS differential data input. Pair 3

www.panelook.com

PRODUCT SPECIFICATION

39 CH2[3]+ Second pixel Positive LVDS differential data input. Pair 3

40 CH2[4]- Second pixel Negative LVDS differential data input. Pair 4

41 CH2[4]+ Second pixel Positive LVDS differential data input. Pair 4

42 N.C. No Connection (1)

43 N.C. No Connection (1)

44 GND Ground

45 GND Ground

46 GND Ground

47 N.C. No Connection (1)

48 VCC +12V power supply

49 VCC +12V power supply

50 VCC +12V power supply

51 VCC +12V power supply

CNF2 Connector Pin Assignment (FI-RE41S-HF(JAE) or equivalent)

Pin Name Description Note

1 GND Ground

2 N.C. No Connection (1)

3 N.C. No Connection (1)

4 N.C. No Connection (1)

5 N.C. No Connection (1)

6 N.C. No Connection (1)

7 N.C. No Connection (1)

Version 0.0 17 Date

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

ΚΚΚΚ

04 Oct 2010

www.panelook.com

Global LCD Panel Exchange Center

8 N.C. No Connection (1)

9 GND Ground

10 CH3[0]- Third pixel Negative LVDS differential data input. Pair 0

11 CH3[0]+ Third pixel Positive LVDS differential data input. Pair 0

12 CH3[1]- Third pixel Negative LVDS differential data input. Pair 1

13 CH3[1]+ Third pixel Positive LVDS differential data input. Pair 1

14 CH3[2]- Third pixel Negative LVDS differential data input. Pair 2

15 CH3[2]+ Third pixel Positive LVDS differential data input. Pair 2

16 GND Ground

17 CH3CLK- Third pixel Negative LVDS differential clock input.

www.panelook.com

PRODUCT SPECIFICATION

18 CH3CLK+ Third pixel Positive LVDS differential clock input.

19 GND Ground

20 CH3[3]- Third pixel Negative LVDS differential data input. Pair 3

21 CH3[3]+ Third pixel Positive LVDS differential data input. Pair 3

22 CH3[4]- Third pixel Negative LVDS differential data input. Pair 4

23 CH3[4]+ Third pixel Positive LVDS differential data input. Pair 4

24 N.C. No Connection (1)

25 N.C. No Connection (1)

26 CH4[0]- Fourth pixel Negative LVDS differential data input. Pair 0

27 CH4[0]+ Fourth pixel Positive LVDS differential data input. Pair 0

28 CH4[1]- Fourth pixel Negative LVDS differential data input. Pair 1

29 CH4[1]+ Fourth pixel Positive LVDS differential data input. Pair 1

30 CH4[2]- Fourth pixel Negative LVDS differential data input. Pair 2

31 CH4[2]+ Fourth pixel Positive LVDS differential data input. Pair 2

32 GND Ground

33 CH4CLK- Fourth pixel Negative LVDS differential clock input.

34 CH4CLK+ Fourth pixel Positive LVDS differential clock input.

35 GND Ground

36 CH4[3]- Fourth pixel Negative LVDS differential data input. Pair 3

37 CH4[3]+ Fourth pixel Positive LVDS differential data input. Pair 3

38 CH4[4]- Fourth pixel Negative LVDS differential data input. Pair 4

39 CH4[4]+ Fourth pixel Positive LVDS differential data input. Pair 4

Version 0.0 18 Date

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

ΚΚΚΚ

04 Oct 2010

www.panelook.com

Global LCD Panel Exchange Center

40 N.C. No Connection (1)

41 N.C. No Connection (1)

Note (1) Reserved for internal use. Please leave it open.

www.panelook.com

PRODUCT SPECIFICATION

Note (2)

Note (3) Interface optional pin has internal scheme as following diagram. Customer should keep the interface

voltage level requirement as below.

High=connect to +3.3V: JEIDA Format Ι Low= connect to GND or Open: VESA Format.

System Board Panel Board

1K ohm

Interface Voltage Level

VH > 3.0V

VL < 0.7V

IC

>20K ohm

Note (4) LVDS 4-port Data Mapping

Port Channel of LVDS Data Stream

1st Port First Pixel 1, 5, 9, ……1913, 1917

2nd Port Second Pixel 2, 6, 10, ….1914, 1918

3rd Port Third Pixel 3, 7, 11, ….1915, 1919

4th Port Fourth Pixel 4, 8, 12, ….1916, 1920

Version 0.0 19 Date

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

ΚΚΚΚ

04 Oct 2010

www.panelook.com

Global LCD Panel Exchange Center

5.2 BACKLIGHT UNIT

The pin configuration for the housing and the leader wire is shown in the table below.

CN:

51281-1094 (Molex)

Pin № Symbol Feature

1
2
3
4
5
6 N1
7 N2
8 N3
9 N4
10 N5

5.3 CONVERTER UNIT

CN1(Header):

CI0114M1HR0-LF (CvilLux)

www.panelook.com

PRODUCT SPECIFICATION

VLED+ Positive of LED String

NC NC

Negative of LED String

Notice

Pin № Symbol Feature

1

2

3

4

5

6

7

8

9

10

11 ERR

12 BLON BL ON/OFF

13 NC NC

14 E_PWM

VBL +24V

GND GND

Normal (GND)

Abnormal (Open

collector)

External PWM

Control

1. 1. If Pin14 is open, E_PWM is 100% duty.

2. If Pin12 is open, BLU is turned on.

Version 0.0 20 Date

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

ΚΚΚΚ

04 Oct 2010

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

PRODUCT SPECIFICATION

CN2~3:

51281-1094 (Molex)

Pin № Symbol Feature

1
2
3
4
5
6 N1
7 N2
8 N3
9 N4
10 N5

VLED+ Positive of LED String

NC NC

Negative of LED String

Version 0.0 21 Date

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

ΚΚΚΚ

04 Oct 2010

www.panelook.com

Global LCD Panel Exchange Center

5.4 BLOCK DIAGRAM OF INTERFACE

www.panelook.com

PRODUCT SPECIFICATION

ARx0 +

ARx0 -

ARx1 +

ARx1 -

ARx2 +

ARx2 -

ARx3 +

ARx3 -

ARx4 +

ARx4 -

ACLK +

ACLK -

51Ω

51Ω

51Ω

51Ω

51Ω

51Ω

51Ω

51Ω

51Ω

51Ω

51Ω

51Ω

100pF

100pF

100pF

100pF

100pF

100pF

PLL

RxOUT

– AR9

AR0

– AG9

AG0

– AB9

AB0

DE

BRx0 +

BRx0 -

BRx1 +

BRx1 -

BRx2 +

BRx2 -

BRx3 +

BRx3 -

BRx4 +

BRx4 -

BCLK +

BCLK -

51Ω

51Ω

51Ω

51Ω

51Ω

51Ω

51Ω

51Ω

51Ω

51Ω

51Ω

51Ω

100pF

100pF

100pF

100pF

100pF

100pF

PLL

– BR9

BR0

– BG9

BG0

– BB9

BB0

DCLK

DCLK
Timing
Controller

LVDS Receiver
(MASTER)

LVDS INPUT

Version 0.0 22 Date

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

ΚΚΚΚ

04 Oct 2010

www.panelook.com

Global LCD Panel Exchange Center

AR0~AR9: First pixel R data

AG0~AG9: First pixel G data

AB0~AB9: First pixel B data

BR0~BR9: Second pixel R data

BG0~BG9: Second pixel G data

BB0~BB9: Second pixel B data

DE: Data enable signal

DCLK: Data clock signal

The third and fourth pixel are followed the same rules.

CR0~CR9: Third pixel R data

CG0~CG9: Third pixel G data

www.panelook.com

PRODUCT SPECIFICATION

CB0~CB9: Third pixel B data

DR0~DR9: Fourth pixel R data

DG0~DG9: Fourth pixel G data

DB0~DB9: Fourth pixel B data

Note (1) A ~ D channel are first, second, third and fourth pixel respectively.

Note (2) The system must have the transmitter to drive the module.

Note (3) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it is

used differentially.

Version 0.0 23 Date

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

ΚΚΚΚ

04 Oct 2010

www.panelook.com

Global LCD Panel Exchange Center

5.5 LVDS INTERFACE

VESA Format : SELLVDS = L or Open

JEIDA Format : SELLVDS = H

VESA Format

www.panelook.com

PRODUCT SPECIFICATION

Current Cycle

AR 0P

AR 0N

AR 1P

AR 1N

AR 2P

AR 2N

AR 3P

AR 3N

AR 4P

AR 4N

JEIDA Format

AR 0P

AR 0N

AR 1P

AR 1N

AR0

AG1

AB2

AR6

AR4

AG5

AG0 AR5

AB1

DE VS HS AB5 AB4 AB3 AB2

REV AB7 AB6 AG7 AG6 AR7 AR6

REV AB9 AB8 AG9 AG8 AR9 AR8AR8 REV

AG4 AR7

AB5

AB0 AG5 AG4 AG3 AG2 AG1

AB4 AG7 AG6 AG5AG9 AG8

AR4 AR3 AR2 AR1 AR0

AR6 AR5 AR4AR9 AR8

AG0

AB1

DE

REV

AG4

AB5

AR 2P

AR 2N

AR 3P

AR 3N

AR 4P

AR 4N

AR0~AR9 : First Pixel R Data (9; MSB, 0; LSB)

AG0~AG9 : First Pixel G Data (9; MSB, 0; LSB)

AB0~AB9 : First Pixel B Data (9; MSB, 0; LSB)

DE : Data enable signal

DCLK : Data clock signal

RSVD : Reserved

AB6

AR2

DE VS HS AB7 AB6AB9 AB8

REV AB3 AB2 AG3 AG2 AR3 AR2

REV AB1 AB0 AG1 AG0 AR1 AR0AR0 REV

Version 0.0 24 Date

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

DE

REV

ΚΚΚΚ

04 Oct 2010

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

5.6 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 10-bit gray scale data input for the

color. The higher the binary input, the brighter the color. The table below provides the assignment of the color

versus data input.

Basic
Colors

Gray
Scale
Of
Red

Gray
Scale
Of
Green

Gray
Scale
Of
Blue

Color

Black
Red
Green
Blue
Cyan
Magenta
Yel lo w
White

Red (0) / Dark
Red (1)
Red (2)

:

:
Red (1021)
Red (1022)
Red (1023)

Green (0) / Dark
Green (1)
Green (2)

:

:
Green (1021)
Green (1022)
Green (1023)

Blue (0) / Dark
Blue (1)
Blue (2)

:

:
Blue (1021)
Blue (1022)
Blue (1023)

R9 R8 R7 R6 R5 R4 R3 R2 R1 R0 G9 G8 G7 G6 G5 G4 G3 G2 G1 G0 B9 B8 B7 B6 B5 B4 B3 B2 B1 B0

0

0

0
1
0
0
0
1
1
1

0
0
0

1
1
1

0
0
0

:

:
0
0
0

0
0
0

:

:
0
0
0

0

1

1

1

0

0

0

0

0

0

0

0

0

1

1

1

1

1

1

1

1

1

0

0

0

0

0

0

0

0

0

:

:

:

:

1

1

1

1

1

1

1

1

1

0

0

0

0

0

0

0

0

0

:

:

:

:

:

:

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

:

:

:

:

:

:

0

0

0

0

0

0

0

0

0

www.panelook.com

PRODUCT SPECIFICATION

0
0
1
0
1
0
1
1

0
0
0
:
:
0
0
0

0
0
0
:
:
1
1
1

0
0
0
:
:
0
0
0

Data Signal

0

0

0

0

1

1

0

0

1

1

0

0

1

1

1

1

0

0

0

0

0

0

:

:

:

:

0

0

0

0

0

0

0

0

0

0

0

0

:

:

:

:

1

1

1

1

1

1

0

0

0

0

0

0

:

:

:

:

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

1

1

1

1

1

1

0

0

0

0

0

0

0

0

0

1

1

1
0
1
1

0
0
0

:

:
0
0
0

0
0
0

:

:
1
1
1

0
0
0

:

:
0
0
0

1

0

0

0

1

1

1

1

1

1

0

0

0

0

0

0

0

0

0

:

:

:

:

:

:

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

:

:

:

:

:

:

1

1

1

1

1

1

1

1

1

0

0

0

0

0

0

0

0

0

:

:

:

:

:

:

0

0

0

0

0

0

0

0

0

1

1

1

1

0

0

1

1

1

0

1

1

1

0

0

0

0

0

0

0

0

0

:

:

:

:

:

;

0

0

0

0

0

0

0

0

0

0

0

0

0

1

0

1

0

0

:

:

:

:

:

:

0

1

0

1

0

0

1

1

0

0

0

0

0

0

0

0

0

0

:

:

:

:

:

:

0

1

0

0

1

0

0

1

0

0

1

1

1

1

1

1

1

1

1

0

0

0

1

1

1

0

0

0

0

0

0

0

0

0

:

:

:

:

:

:

0

0

0
0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

:

:

:

:

:

:

0

0

0
0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

:

:

:

:

:

:

1

1

1

1

1

1

1

1

1

0

0

0

0

1

1

1

1

1

1

1

1

1

0

0

0

1

1

1

0

0

0

0

0

0

0

0

0

:

:

:

:

:

:

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

:

:

:

:

:

:

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

:

:

:

:

:

:

1

1

1

1

1

1

1

1

1

0

0

0

0

0

0

0

1

1

1

1

1

1

1

1

1

0

0

0

1

1

1

0

0

0

0

0

0

0

0

0

:

:

:

:

:

:

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

:

:

:

:

:

:

0

0

0

0

0

0

0

0

0

0

0

0

0

0

1

0

1

0

:

:

:

:

:

:

1

0

1

1

1

0

1

1

1

Red Green Blue

0

0

0

0

0

0

1

1

1
0
0
0
1
1
1

0
0
0

:

:
1
1
1

0
0
0

:

:
0
0
0

0
0
0

:

:
0
0
0

1

0

0

0

0

0

0

0

0

0

1

1

1

1

1

1

1

1

1

0

0

0

0

0

0

0

0

0

:

:

:

:

:

:

1

1

1

1

1

1

1

1

1

0

0

0

0

0

0

0

0

0

:

:

:

:

:

:

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

:

:

:

:

:

:

0

0

0

0

0

0

0

0

0

0

1

1

0

0

0

1

0

0

0

0

0

1

1

1

0

1

1

1

1

1

1

0

0

0

0

1

0

1

0

0

:

:

:

:

:

:

0

1

0

1

0

0

1

1

0

0

0

0

0

0

0

0

0

0

:

:

:

:

:

:

0

0

1

0

0

1

0

0

1

0

0

0

0

0

0

0

0

0

:

:

:

:

:

:

0

0

0

0

0

0

0

0

0

Note (1) 0: Low Level Voltage, 1: High Level Voltage

Version 0.0 25 Date

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

ΚΚΚΚ

04 Oct 2010

www.panelook.com

Global LCD Panel Exchange Center

6. INTERFACE TIMING

6.1 INPUT SIGNAL TIMING SPECIFICATIONS

(Ta = 25 ± 2 ºC)

The input signal timing specifications are shown as the following table and timing diagram.

Signal Item Symbol Min. Typ. Max. Unit Note

F

(=1/TC)

clkin_mod

F

F

LVDS

Receiver

Clock

LVDS

Frequency

Input cycle to
cycle jitter
Spread spectrum
modulation range

Spread spectrum
modulation frequency

Setup Time Tlvsu 600

Receiver

Data

Hold Time Tlvhd 600

www.panelook.com

PRODUCT SPECIFICATION

clkin

T

SSM

rcl

60 74.25 78 MHz

Ё

F

-2%

clkin

Ё

Ё

Ё

Ё

Ё

Ё

200 ps (2)

F

+2% MHz

clkin

(3)

200 KHz

Ё

ps

Ё

ps

Ё

Vertical

Active

Display

Term

Fr5

100

Frame Rate

Ё

F

r6

120

Total Tv 1090 1125 1395 Th

Display Tvd 1080 1080 1080 Th

Ё

Ё

Hz

Hz

Tv=Tvd+T vb

Blank Tvb 10 45 315 Th

Horizontal

Active

Display

Term

Total Th 520 550 670 Tc

Display Thd 480 480 480 Tc

Blank Thb 40 70 190 Tc

Th=Thd+Thb

Note (1) Since the module is operated in DE only mode, Hsync and Vsync input signals should be set to low

logic level. Otherwise, this module would operate abnormally.

Note (2

ʼʳ ʳ ˣ˿˸˴˸ʳ˴˾˸ʳ˸ʳ˻˸ʳ˴˺˸ʳ˹ʳ˼˸˿ʳ˶˿˶˾ʳ˻˴ʳ˹˿˿ʳ˻˸ʳ˵˸˿ʳ˸˴˼ˍʳ ʳ ʳ

˙

˶˿˾˼ʻ˴ʼ

˙



ˈ

ʳЊʳ˙



ˉ

ʳѼʳ˧ʳѼʳ˧˻

ʳ Ѽʳ ˧ʳ Ѽʳ ˧˻ʳ Њʳ ˙

˶˿˾˼ʻ˼ʼ

ʳ

ʳ

Version 0.0 26 Date

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

ΚΚΚΚ

04 Oct 2010

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

PRODUCT SPECIFICATION

INPUT SIGNAL TIMING DIAGRAM

Tvd

Tv

Tvb

DE

Th

DCLK

DE

Thd

DATA

Valid display data ( 480 clocks)

Note (3) The input clock cycle-to-cycle jitter is defined as below figures. Trcl = I T1 – TI

Version 0.0 27 Date

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

ΚΚΚΚ

04 Oct 2010

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

PRODUCT SPECIFICATION

Note (4) The SSCG (Spread spectrum clock generator) is defined as below figures.

Note (5) The LVDS timing diagram and setup/hold time is defined and showing as the following figures

RXCLK+/-

RXn+/-

Tlvsu

Tlvhd

1T

14

LVDS RECEIVER INTERFACE TIMING DIAGRAM

Tc

3T

14

5T

14

7T

14

9T

14

11T

14

13T

14

Version 0.0 28 Date

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

ΚΚΚΚ

04 Oct 2010

www.panelook.com

Global LCD Panel Exchange Center

6.2 POWER ON/OFF SEQUENCE

(Ta = 25 ± 2 ºC)

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should be as the diagram

below.

www.panelook.com

PRODUCT SPECIFICATION

200ms

Љ

T4

0V

0.5ЉT1Љ10ms

ЉT2Љ

0

Љ

T3

0

500ms

0.1V

CC

T3 T1

2

T

0.1V

T4

cc

LVDS Signals

0V

Power On

Power Off

0ЉT7ЉT2

Љ

T8

0

T7

8

T

Option Signals

(SELLVDS,…)

Backlight (Recommended)

Љ

1500ms

100ms

T5

Љ

T6

50%

5

T

50%

6

T

Note (1) The supply voltage of the external system for the module input should follow the definition of Vcc.

Note (2) Apply the lamp voltage within the LCD operation range. When the backlight turns on before the LCD

operation or the LCD turns off before the backlight turns off, the display may momentarily become

abnormal screen.

Note(3 ) In case of Vcc is in off level, please keep the level of input signals on the low or high impedance. If

T2<0,that maybe cause electrical overstress failure

Note (4) T4 should be measured after the module has been fully discharged between power off and on period.

Note (5) Interface signal shall not be kept at high impedance when the power is on.

Version 0.0 29 Date

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

Power ON/OFF Sequence

ΚΚΚΚ

04 Oct 2010

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

7. OPTICAL CHARACTERISTICS

7.1 TEST CONDITIONS

Item Symbol Value Unit

www.panelook.com

PRODUCT SPECIFICATION

Ambient Temperature Ta

Ambient Humidity Ha

Supply Voltage VCC 12 V

Input Signal According to typical value in "3. ELECTRICAL CHARACTERISTICS"

LED Current IL 80±4.8 mA

The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change during

measuring in a windless room.

25±2

50±10

oC

%RH

Version 0.0 30 Date

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

ΚΚΚΚ

04 Oct 2010

www.panelook.com

Global LCD Panel Exchange Center

7.2 OPTICAL SPECIFICATIONS

The relative measurement methods of optical characteristics are shown in 7.2. The following items should be

measured under the test conditions described in 7.1 and stable environment shown in 7.1.

Item Symbol Condition Min. Typ. Max. Unit Note

Contrast Ratio CR 3500 5000 - - (2)

www.panelook.com

PRODUCT SPECIFICATION

Response Time (VA)

Center Luminance of White LC 360 450 -

White Variation

Cross Talk CT - - 4 % (5)

Red

Green

Color
Chromaticity

Blue

White

Color Gamut C.G

Gray to

gray

δW

Rx 0.639 -

Ry

Gx 0.301 -

Gy

Bx 0.149 -

By

Wx 0.280 -

Wy

θx=0°, θy =0°

Viewing angle

at normal direction

-

- - 1.3 - (6)

Typ.

-0.03

-

6.5 - ms (3)

0.332 -

0.621 -

0.052 -

0.290

72 - % NTSC

Typ.

+0.03

cd/m

2

-

(4)

-

Viewing
Angle

Horizontal

Vertical

θx+

θx-

θY+

θY-

CR≥20 (VA)

- 88(VA) -

- 88(VA) ­Deg. (1)

- 88(VA) -

- 88(VA) -

Version 0.0 31 Date

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

ΚΚΚΚ

04 Oct 2010

www.panelook.com

Global LCD Panel Exchange Center

T

Note (1) Definition of Viewing Angle (θx, θy) :

Viewing angles are measured by Conoscope Cono-80 ( or Eldim EZ-Contrast 160R )

www.panelook.com

PRODUCT SPECIFICATION

Normal

θx =θy = 0º

θx- = 90º

x-

6 o’clock

y-

θy- = 90º

Note (2) Definition of Contrast Ratio (CR) :

The contrast ratio can be calculated by the following expression.

Contrast Ratio (CR) =

L255: Luminance of gray level 255

L 0: Luminance of gray level 0

θy-

θx−

θy+

θx+

12 o’clock direction

θy + = 90º

x

+

θx+ = 90º

L255 of Luminance Surface

L0 of Luminance Surface

CR = CR (5), where CR (X) is corresponding to the Contrast Ratio of the point X at the figure in Note

(6).

Note (3) Definition of Gray-to-Gray Switching Time:

100%

90%

Optical

Response

10%

0%

Gray to gray

switching time

Gray to gray

switching time

ime

The driving signal means the signal of gray level 0, 124, 252, 380, 508, 636, 764, 892 and 1023.

Gray to gray average time means the average switching time of gray level 0, 124, 252, 380, 508, 636,

Version 0.0 32 Date

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

ΚΚΚΚ

04 Oct 2010

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

T

764, 892 and 1023 to each other.

Note (3) Definition of Response Time (TR, TF):

www.panelook.com

PRODUCT SPECIFICATION

Gray Level 255

100%

90%

Optical

Response

10%

0%

Note (4) Definition of Luminance of White (L

Measure the luminance of gray level 255 at center point and 5 points

L

= L (5), where L (X) is corresponding to the luminance of the point X at the figure in Note (6).

C

Gray Level 0

T

R

):

C

Gray Level 255

T

F

ime

Version 0.0 33 Date

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

ΚΚΚΚ

04 Oct 2010

www.panelook.com

Global LCD Panel Exchange Center

(

)

(

)

(

)

Note (5) Definition of Cross Talk (CT):

www.panelook.com

PRODUCT SPECIFICATION

CT = | Y

– YA | / YA × 100 (%)

B

Where:

YA = Luminance of measured location without gray level 0 pattern (cd/m2)

YB = Luminance of measured location with gray level 0 pattern (cd/m2)

(0, 0)

Active Area

(0, 0)

Active Area

Y

(D/2,W/8)

A, U

(D/4,W/4)

Y

(D/8,W/2)

A, L

Gray 128

Y

(7D/8,W/2)

A, R

(D/8,W/2)

Y

B, L

Gray 0

Y

(D/2,7W/8)

A, D

(D, W)

YA = Luminance of measured location without gray level 255 pattern (cd/m2)

YB = Luminance of measured location with gray level 255 pattern (cd/m2)

Y

(D/2,W/8)

B, U

(3D/4,3W/4)

(D/2,7W/8)

Y

B, D

(7D/8,W/2)

Y

B, R

D, W

(0, 0)

(D/8,W/2)

Y

A, L

Active Area

Y

Gray 128

Y

(D/2,W/8)

A, U

Y

(D/2,7W/8)

A, D

(7D/8,W/2)

A, R

(D, W)

0, 0

(D/8,W/2)

Y

B, L

(D/4,W/4)

Active Area

Y

Gray 255

Y

(D/2,W/8)

B, U

Y

(3D/4,3W/4)

(D/2,7W/8)

B, D

(7D/8,W/2)

B, R

D, W

Version 0.0 34 Date

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

ΚΚΚΚ

04 Oct 2010

www.panelook.com

Global LCD Panel Exchange Center

Note (6) Definition of White Variation (δW):

Measure the luminance of gray level 255 at 5 points

δW = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]

www.panelook.com

PRODUCT SPECIFICATION

Horizontal Line

W

W/4

W/2

Vertical Line

D/4 D/2 3D/4

1 2

3 4

D

5

Active Area

: Test Point

X=1 to 5

Version 0.0 35 Date

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

ΚΚΚΚ

04 Oct 2010

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

PRODUCT SPECIFICATION

8 PRECAUTIONS

8.1 ASSEMBLY AND HANDLING PRECAUTIONS

[ 1 ] Do not apply rough force such as bending or twisting to the module during assembly.

[ 2 ] It is recommended to assemble or to install a module into the user’s system in clean working areas. The

dust and oil may cause electrical short or worsen the polarizer.

[ 3 ] Do not apply pressure or impulse to the module to prevent the damage of LCD panel and Backlight.

[ 4 ] Always follow the correct power-on sequence when the LCD module is turned on. This can prevent the

damage and latch-up of the CMIS LSI chips.

[ 5 ] Bezel of Set can not press or touch the panel surface. It will make light leakage or scrape.

[ 6 ] Do not plug in or pull out the I/F connector while the module is in operation.

[ 7 ] Do not disassemble the module.

[ 8 ] Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily

scratched.

[ 9 ] Moisture can easily penetrate into LCD module and may cause the damage during operation.

[ 10 ] When storing modules as spares for a long time, the following precaution is necessary.

[ 10.1 ] Do not leave the module in high temperature, and high humidity for a long time. It is highly

recommended to store the module with temperature from 0 to 35

condensation.

[ 10.2 ] The module shall be stored in dark place. Do not store the TFT-LCD module in direct sunlight or

fluorescent light.

[ 11 ] When ambient temperature is lower than 10ºC, the display quality might be reduced. For example, the

response time will become slow, and the starting voltage of CCFL will be higher than that of room

temperature.

8.2 SAFETY PRECAUTIONS

[ 1 ] The startup voltage of a Backlight is approximately 1000 Volts. It may cause an electrical shock while

assembling with the inverter. Do not disassemble the module or insert anything into the Backlight unit.

[ 2 ] If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of

contact with hands, skin or clothes, it has to be washed away thoroughly with soap.

к

at normal humidity without

[ 3 ] After the module’s end of life, it is not harmful in case of normal operation and storage.

Version 0.0 36 Date

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

ΚΚΚΚ

04 Oct 2010

www.panelook.com

Global LCD Panel Exchange Center

9. DEFINITION OF LABELS

9.1 CMI MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.

www.panelook.com

PRODUCT SPECIFICATION

CHI MEI

OPTOELECTRONICS

CHI MEI

OPTOELECTRONICS

Model Name: V315H3-LH8

Revision: Rev. XX, for example: A0, A1… B1, B2… or C1, C2…etc.

Serial ID: X X X X X X X Y M D L N N N N

V315H3 –LH8 Rev. XX

X X X X X X X Y M D L N N N N

V315H3 –LH8 Rev. XX

X X X X X X X Y M D L N N N N

Serial No.

Product Line

E207943

MADE IN TAIWAN

GEMN

RoHS

MADE IN CHINA

LEOO(or CAPG or CANO)

RoHS

Serial ID includes the information as below:

Manufactured Date:

Year : 2001=1, 2002=2, 2003=3, 2004=4…2010=0, 2011=1, 2012=2…

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I ,O, and U.

Revision Code : Cover all the change

Serial No. : Manufacturing sequence of product

Product Line : 1 → Line1, 2 → Line 2, …etc.

Year, Month, Date

CMI Internal Use

CMI Internal Use

Revision

CMI Internal Use

Version 0.0 37 Date

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

ΚΚΚΚ

04 Oct 2010

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

10. PACKAGING

10.1 PACKAGING SPECIFICATIONS

(1) 7 LCD TV modules / 1 Box

(2) Box dimensions : 826(L)x376(W)x540(H)mm

(3) Weight : Approx. 35 Kg (7 modules per box)

10.2 PACKAGING METHOD

Figures 10-1 and 10-2 are the packing method

www.panelook.com

PRODUCT SPECIFICATION

Figure 10-1 packing method

Version 0.0 38 Date

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

ΚΚΚΚ

04 Oct 2010

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

PRODUCT SPECIFICATION

Figure 10-2 packing method

Version 0.0 39 Date

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

ΚΚΚΚ

04 Oct 2010

www.panelook.com

Global LCD Panel Exchange Center

11. INTERNATIONAL STANDARD

11.1 SAFETY

(1) UL 60950-1, UL 60065 ; Standard for Safety of information Technology Equipment including electrical

Business Equipment.

(2) IEC 60950-1:2001, IEC 60065:2001; Standard for Safety of International Electrotechnical Commission.

(3) EN 60950:2001+A11, EN 60065:2002+A1:2006; European Committee for Electrotechnical Standardization

(CENCLEC), EUROPEAN STANDARD for Safety of information Technology Equipment including Electrical

Business Equipment.

11.2 EMC

(1) ANSI C63.4 “Methods of Measurement of Radio-Noise Emissions from Low-Voltage Electrical and Electrical

Equipment in the Range of 9kHz to 4oGHz. “ American National standards institute(ANSI), 1992

www.panelook.com

PRODUCT SPECIFICATION

(2) C.I.S.P.R “Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology

Equipment. “ International Special Committee on Radio Interference.

(3) EN55022 ”Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology

Equipment. “European Committee for Electrotechnical Standardization(CENCLEC) , 1998

Version 0.0 40 Date

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

ΚΚΚΚ

04 Oct 2010

www.panelook.com

Global LCD Panel Exchange Center

12. MECHANICAL CHARACTERISTIC

www.panelook.com

PRODUCT SPECIFICATION

Version 0.0 41 Date

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

ΚΚΚΚ

04 Oct 2010

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

PRODUCT SPECIFICATION

Version 0.0 42 Date

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

ΚΚΚΚ

04 Oct 2010

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

PRODUCT SPECIFICATION

Version 0.0 43 Date

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

ΚΚΚΚ

04 Oct 2010

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

Appendix – TWO Wire BUS INTRODUCTION

A.1 PIN ASSIGNMENT

51pins LVDS connector

Pin8: SCL

Pin9: SDA

A.2 I2C BUS APPLICATION NOTE

I2C bus: (The I2C bus must for MEMC only or prevent the I2C bus voltage drop down in initial state)

PRODUCT SPECIFICATION

A.3 TWO WIRE BUS DEVICE ADDRESS

Two wire device address: default is 0x40, 1 byte

Two wire command: the range is 0x00 to 0xFF, 1 byte, see the two wire command table.

Version 0.0 44 Date

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

ΚΚΚΚ

04 Oct 2010

www.panelook.com