Global LCD Panel Exchange Center
MODEL NO.: V236H3
www.panelook.com
PRODUCT SPECIFICATION
□ Tentative Specification
□ Preliminary Specification
■ Approval Specification
SUFFIX: LS1
Customer:
APPROVED BY SIGNATURE
Name / Title
Note
Please return 1 copy for your confirmation with your
signature and comments.
Approved By Checked By Prepared By
Chao-Chun Chung Roger Huang CS Tsai
Version 2.1 1 DateΚ Κ ΚΚ07 Dec. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
PRODUCT SPECIFICATION
CONTENTS
1. GENERAL DESCRIPTION ......................................................................................................................................................... 5
1.1 OVERVIEW .......................................................................................................................................................... 5
1.2 FEATURES ..........................................................................................................................................................5
1.3 APPLICATION...................................................................................................................................................... 5
1.4 GENERAL SPECIFICATIONS .............................................................................................................................5
1.5 MECHANICAL SPECIFICATIONS....................................................................................................................... 6
2. ABSOLUTE MAXIMUM RATINGS .......................................................................................................................................... 7
2.1 ABSOLUTE RATINGS OF ENVIRONMENT........................................................................................................7
2.2 PACKAGE STORAGE.......................................................................................................................................... 8
2.3 ELECTRICAL ABSOLUTE RATINGS .................................................................................................................. 8
2.3.1 TFT LCD MODULE .................................................................................................................................... 8
3. ELECTRICAL CHARACTERISTICS ......................................................................................................................................... 9
3.1 TFT LCD MODULE ..............................................................................................................................................9
3.2 BACKLIGHT CONNECTOR PIN CONFIGURATION.........................................................................................12
3.2.1 LED LIGHT BAR CHARACTERISTICS ...................................................................................................12
3.2.2 LIGHTBAR CONNECTOR PIN ASSIGNMENT .......................................................................................13
3.3 LVDS INPUT SIGNAL SPECIFICATIONS .........................................................................................................14
3.3.1 LVDS DATA MAPPING TABLE ................................................................................................................14
4. BLOCK DIAGRAM OF INTERFACE ...................................................................................................................................... 15
4.1 TFT LCD MODULE ............................................................................................................................................15
5. INTPUT TERMINAL PIN ASSIGNMENT ............................................................................................................................. 16
5.1 TFT LCD MODULE INPUT ................................................................................................................................16
5.2 BLOCK DIAGRAM OF INTERFACE.................................................................................................................. 22
5.3 LVDS INTERFACE ............................................................................................................................................. 24
5.4 COLOR DATA INPUT ASSIGNMENT ................................................................................................................ 25
6. INTERFACE TIMING................................................................................................................................................................ 27
6.1 INPUT SIGNAL TIMING SPECIFICATIONS...................................................................................................... 27
6.1.1 TIMING SPEC FOR FRAME RATE (F
6.1.2 TIMING SPEC FOR FRAME RATE (F
6.2 POWER ON/OFF SEQUENCE.......................................................................................................................... 31
6.2.1 POWER ON/OFF SEQUENCE (Ta = 25 ± 2 ºC) .....................................................................................31
6.2.2 2D to 3D SIGNAL SEQUENCE WITHOUT VCC TURN OFF AND TURN ON........................................ 32
= 100Hz)................................................................................... 27
r5
= 120Hz)................................................................................... 27
r6
Version 2.1 2 DateΚ Κ ΚΚ07 Dec. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
PRODUCT SPECIFICATION
7. OPTICAL CHARACTERISTICS............................................................................................................................................... 33
7.1 TEST CONDITIONS........................................................................................................................................... 33
7.2 OPTICAL SPECIFICATIONS .............................................................................................................................34
8. PRECAUTIONS .......................................................................................................................................................................... 39
8.1 ASSEMBLY AND HANDLING PRECAUTIONS ................................................................................................. 39
8.2 SAFETY PRECAUTIONS ..................................................................................................................................39
9. DEFINITION OF LABELS......................................................................................................................................................... 40
9.1 CMI MODULE LABEL ........................................................................................................................................40
10. PACKAGING............................................................................................................................................................................ 41
10.1 PACKAGING SPECIFICATIONS ..................................................................................................................... 41
10.2 PACKAGING METHOD.................................................................................................................................... 41
11. MECHANICAL CHARACTERISTIC .................................................................................................................................... 42
Version 2.1 3 DateΚ Κ ΚΚ07 Dec. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
Version Date Page(New) Section Description
Ver. 0.0
Ver.0.1
Ver.1.0
Ver.2.0
Ver.2.1
Sep. 24,2010
Oct. 08,2010
Oct. 13, 2010
Nov. 11, 2010
Nov. 25, 2010
All
5
5
9
14
18
25
6
12
18
26, 27
All
5
9
15
16, 19
32
33
34
35~38
www.panelook.com
PRODUCT SPECIFICATION
REVISION HISTORY
All
1.1
1.4
3.1
4.1
5.1
6.1
1.5
3.2.1
5.1
6.1
All
1.4
3.1
4.1
5.1
6.2.2
7.1
7.2
7.2
The tentative specification was first issued.
Interface is described with “4ch-LVDS”
Power consumption is modified
Power consumption and power supply current is modified
CNF1 and CN6 are modified
CN6 pin 5, 6 are modified
3D Mode timing is changed
The preliminary specification was first issued
Update weight
Add 3D converter design reference
Note (2)~(8) are modified
Note (7) is added
100Hz timing is added
The Approval specification was first issued
Power consumption is modified
Power consumption and Power supply current are
modified
Delete Pin “LD_EN”
CNF1 pin 6 and CN6 pin 5 , description is modified
New added
New added figure
3D luminance and 3D cross talk are added for reference
Note( ) are modified and added
Version 2.1 4 DateΚ Κ ΚΚ07 Dec. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
1. GENERAL DESCRIPTION
1.1 OVERVIEW
V236H3-LS1 is a 23.6” TFT Liquid Crystal Display module with WLED Backlight unit and 4ch-LVDS
interface. This module supports 1920 x 1080 Full HDTV format and can display up to 16.7M colors (6 bit
+FRC). The converter module for Backlight unit is not built in.
1.2 FEATURES
Ё Extra-wide viewing angle.
Ё High contrast ratio.
Ё Fast response time.
Ё High color saturation.
Ё Full HD (1920 x 1080 pixels) resolution.
Ё DE (Data Enable) only mode.
www.panelook.com
PRODUCT SPECIFICATION
Ё LVDS (Low Voltage Differential Signaling) interface.
Ё RoHS compliance.
Ё support 120Hz frame rate
1.3 APPLICATION
Ё Standard Living Room TVs
Ё MFM Application
Ё 3D Application
1.4 GENERAL SPECIFICATIONS
Item Specification Unit Note
Active Area 521.28(H) x 293.22(V) (23.547” diagonal) mm
Bezel Opening Area 525.22 (H) x 297.22 (V) mm
Driver Element a-si TFT active matrix - -
Pixel Number 1920 x R.G.B. x 1080 pixel -
Pixel Pitch(Sub Pixel) 0.0905(H) x 0.2715(V) mm -
Pixel Arrangement RGB vertical stripe - -
(1)
Power consumption 21.63W (LVDS input Power 7.8 W + LED Backlight Power 13.83 W) Watt (2)
Display Colors 16.7M color -
Display Operation Mode Transmissive mode / Normally white - -
Surface Treatment Anti-Glare coating (Haze 25%) - (3)
Note (1) Please refer to the attached drawings in chapter 9 for more information about the front and back outlines.
Note (2) Please refer sec 3.1 and 3.2 for more information of Power consumption
Note (3) The spec. of the surface treatment is temporarily for this phase. CMI reserves the rights to change this feature.
Version 2.1 5 DateΚ Κ ΚΚ07 Dec. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
1.5 MECHANICAL SPECIFICATIONS
Item Min. Typ. Max. Unit Note
Horizontal (H) 544.3 544.8 545.3 mm (1)
www.panelook.com
PRODUCT SPECIFICATION
Module Size
Weight - 2550 2650 g -
Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.
Vertical (V) 320.0 320.5 321.0 mm (1)
Depth (D) 14.1 14.6 15.1 mm (1)
Version 2.1 6 DateΚ Κ ΚΚ07 Dec. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
2. ABSOLUTE MAXIMUM RATINGS
2.1 ABSOLUTE RATINGS OF ENVIRONMENT
Item Symbol
Storage Temperature TST -20 +60 ºC (1)
Operating Ambient Temperature TOP 0 50 ºC (1), (2)
Shock (Non-Operating) SNOP - 50 G (3), (5)
Vibration (Non-Operating) VNOP - 1.0 G (4), (5)
Note (1) Temperature and relative humidity range is shown in the figure below.
(a) 90 %RH Max. (Ta Љ 40 ºC).
(b) Wet-bulb temperature should be 39 ºC Max. (Ta > 40 ºC).
www.panelook.com
PRODUCT SPECIFICATION
Value
Unit Note
Min. Max.
(c) No condensation.
Note (2) The maximum operating temperature is based on the test condition that the surface temperature of
display area is less than or equal to 65 ºC with LCD module alone in a temperature controlled chamber.
Thermal management should be considered in final product design to prevent the surface temperature
of display area from being over 65 ºC. The range of operating temperature may degrade in case of
improper thermal management in final product design.
Note (3) 11 ms, half sine wave, 1 time for ± X, ± Y, ± Z.
Note (4) 10 ~ 300 Hz, 10 min, 1 time each X, Y, Z.
Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that
the module would not be twisted or bent by the fixture.
Version 2.1 7 DateΚ Κ ΚΚ07 Dec. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
2.2 PACKAGE STORAGE
When storing modules as spares for a long time, the following precaution is necessary.
(a) Do not leave the module in high temperature, and high humidity for a long time, It is highly recommended to
store the module with temperature from 0 to 35 к at normal humidity without condensation.
(b) The module shall be stored in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent
light.
2.3 ELECTRICAL ABSOLUTE RATINGS
2.3.1 TFT LCD MODULE
Item Symbol
Power Supply Voltage VCCI -0.3 12.6 V
Logic Input Voltage VIN -0.3 3.6 V
www.panelook.com
PRODUCT SPECIFICATION
Value
Unit Note
Min. Max.
(1)
Version 2.1 8 DateΚ Κ ΚΚ07 Dec. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
PRODUCT SPECIFICATION
3. ELECTRICAL CHARACTERISTICS
3.1 TFT LCD MODULE
(Ta = 25 ± 2 ºC)
Value
Parameter Symbol
Min. Typ. Max.
Power Supply Voltage VCC 10.8 12 12.6 V (1)
Unit Note
Rush Current I
White Pattern
Power Consumption
Horizontal Stripe
Black Pattern
White Pattern
Power Supply Current
Horizontal Stripe
Black Pattern
Differential Input High
Threshold Voltage
Differential Input Low
Threshold Voltage
LVDS
interface
Common Input Voltage VCM 1.0 1.2 1.4 V
Differential input voltage
(single-end)
Terminating Resistor R
CMIS
interface
Input High Threshold Voltage VIH 2.7
Input Low Threshold Voltage V
RUSH
ЁЁ
ЁЁ
ЁЁ
ЁЁ
ЁЁ
ЁЁ
ЁЁ
V
V
|V
LVTH
LVTL
ID
T
IL
+100
ЁЁ
| 200
Ё
0
3.8 A (2)
4.2 5.9 W
7.68 10.8 W
7.8 11 W
0.35 0.5 A
0.64 0.9 A
0.65 0.91 A
ЁЁ
mV
-100 mV
Ё
100
Ё
Ё
600 mV
Ё
ohm
3.3 V
0.7 V
(3)
(4)
Note (1) The module should be always operated within the above ranges.
Note (2) Measurement condition:
Version 2.1 9 DateΚ Κ ΚΚ07 Dec. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
PRODUCT SPECIFICATION
Vcc rising time is 470us
Vcc
0.9Vcc
0.1Vcc
GND
470us
Note (3) The specified power consumption and power supply current is under the conditions at Vcc = 12 V, Ta =
25 ± 2 ºC, f
= 120 Hz, whereas a power dissipation check pattern below is displayed.
v
Version 2.1 10 DateΚ Κ ΚΚ07 Dec. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
PRODUCT SPECIFICATION
a. White Pattern
Active Area
c. Horizontal Stripe Pattern
b. Black Pattern
Active Area
Note (4) The LVDS input characteristics are as follows:
Version 2.1 11 DateΚ Κ ΚΚ07 Dec. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
PRODUCT SPECIFICATION
3.2 BACKLIGHT CONNECTOR PIN CONFIGURATION
3.2.1 LED LIGHT BAR CHARACTERISTICS
A. 2D/3D=Low level or Open (negative dimming) (Ta = 25 ± 2 ºC)
Parameter Symbol
Light Bar Voltage V
LED Current I
Power consumption P
Life time -
W
L
BL
Min. Typ. Max.
33.6 38.4 42
58.2 60 61.8
--- 13.83 15.57
30,000 - -
B. 2D/3D=High level (negative dimming, reference only)
Parameter Symbol
Light Bar Voltage V
LED Current I
Power
consumption
P
W
L
BL
Min. Typ. Max.
--- 46.8 50.4
--- 120 125
--- 6.1 6.8 W
Value
Value
Unit Note
(1),
V
Duty=0%,
I
=60mA
PIN
(1), (2)
mA
Duty=0%
(1)
W
Duty=0%,
I
=60mA
PIN
Hrs (3)
Unit Note
(1),
V
mA
Duty=0%,
I
=120mA
PIN
(1), (2)
Duty=82% 120Hz
(1)
Duty=82%,
I
=120mA
PIN
Note (1)LED light bar input voltage and current are measured by utilizing a true RMS multimeter as shown
below:
Note (2) P
= I
PIN
× V
BL
× ( 6 ) input pins , LED light bar circuit is (12)Series, (6)Parallel.
PIN
Note (3)The lifetime of LED is defined as the time when LED packages continue to operate under the
conditions at Ta = 25 ±2 and I= (20)mA (per chip) until the brightness becomes 50% of its кЉ
original value.
Power supply
V
PIN1, IPIN1
LED Backlight Module
CMO Converter
With PWM
Function
V
PIN(6) , IPIN(6)
Series:(12)
Parallel:(6)
Function
generator
Version 2.1 12 DateΚ Κ ΚΚ07 Dec. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
3.2.2 LIGHTBAR CONNECTOR PIN ASSIGNMENT
Connector: B-F,7083K-F12N-00L ,ENTERY(ܓ ),
161035-12041-3 P-TWO (ك࣑ ), GB5DH120-112M-7H,Foxconn(ព௧ ), or Compatible
(1) Input connector pin assignment: CN1
Pin No. Symbol Feature
1
2
3
4
5
6
7
8
9
10
11
12
NC
LED1
LED2
LED3
NC
VLED (38.4V)
VLED (38.4V)
NC
LED4
LED5
LED6
NC
www.panelook.com
PRODUCT SPECIFICATION
Not connection, this pin should be open
Cathode of LED string
Cathode of LED string
Cathode of LED string
Not connection, this pin should be open
VLED
VLED
Not connection, this pin should be open
Cathode of LED string
Cathode of LED string
Cathode of LED string
Not connection, this pin should be open
Version 2.1 13 DateΚ Κ ΚΚ07 Dec. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
3.3 LVDS INPUT SIGNAL SPECIFICATIONS
3.3.1 LVDS DATA MAPPING TABLE
LVDS Channel O0
LVDS Channel O1
LVDS Channel O2
LVDS Channel O3
LVDS Channel E0
LVDS Channel E1
LVDS Channel E2
LVDS Channel E3
LVDS output D7 D6 D4 D3 D2 D1 D0
Data order OG0 OR5 OR4 OR3 OR2 OR1 OR0
LVDS output D18 D15 D14 D13 D12 D9 D8
Data order OB1 OB0 OG5 OG4 OG3 OG2 OG1
LVDS output D26 D25 D24 D22 D21 D20 D19
Data order DE NA NA OB5 OB4 OB3 OB2
LVDS output D23 D17 D16 D11 D10 D5 D27
Data order NA OB7 OB6 OG7 OG6 OR7 OR6
LVDS output D7 D6 D4 D3 D2 D1 D0
Data order EG0 ER5 ER4 ER3 ER2 ER1 ER0
LVDS output D18 D15 D14 D13 D12 D9 D8
Data order EB1 EB0 EG5 EG4 EG3 EG2 EG1
LVDS output D26 D25 D24 D22 D21 D20 D19
Data order DE NA NA EB5 EB4 EB3 EB2
LVDS output D23 D17 D16 D11 D10 D5 D27
Data order NA EB7 EB6 EG7 EG6 ER7 ER6
www.panelook.com
PRODUCT SPECIFICATION
Version 2.1 14 DateΚ Κ ΚΚ07 Dec. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
4. BLOCK DIAGRAM OF INTERFACE
4.1 TFT LCD MODULE
CH3_0(+/-)
CH3_1(+/-)
CH3_2(+/-)
CH3_3(+/-)
CH3_CLK(+/-)
INPUT CONNECTOR
FI-RE41S-HF
CNF2:
CH4_0(+/-)
CH4_1(+/-)
CH4_2(+/-)
CH4_3(+/-)
CH4_CLK(+/-)
CH1_0(+/-)
CH1_1(+/-)
CH1_2(+/-)
CH1_3(+/-)
CH1_CLK(+/-)
CH2_0(+/-)
CH2_1(+/-)
CH2_2(+/-)
CH2_3(+/-)
CH2_CLK(+/-)
SELLVDS
2D/3D
LR
VCC
GND
L/R_O
B/L
L/R_O
JAE
I NPUT CONNECTOR
CNF1: FI-RE51S-HF,JAE,
or e
uivalent
OUTPUT CONNECTOR
CN6:LM123S-010-H-TF1-3
B/L
or equivalent
www.panelook.com
PRODUCT SPECIFICATION
TIMING
CONTROLLER
DC/DC CONVERTER
& REFERENCE
VOLTAGE
SCAN DRIVER
V
I
TFT LCD PANEL
(1920x3x1080)
DATA DRIVER
LED
BACKLIGHT UNIT
LED
Version 2.1 15 DateΚ Κ ΚΚ07 Dec. 2010
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
www.panelook.com
Global LCD Panel Exchange Center
5. INTPUT TERMINAL PIN ASSIGNMENT
5.1 TFT LCD MODULE INPUT
CNF1 Connector Pin Assignment: (FI-RE51S-HF(JAE) or equivalent)
Pin Name Description Note
1 N.C. No Connection
2 N.C. No Connection
3 N.C. No Connection
4 N.C. No Connection
5 L/R_O Output signal for Left Right Glasses control (7)
6 B/L
7 SELLVDS LVDS Data Format Selection (2)(6)
Output signal for backlight on/off control signal , H: B/L off, L: B/L on
(3D only)
www.panelook.com
PRODUCT SPECIFICATION
(1)
H: +3.3V
L: 0V
8 N.C. No Connection
9 N.C. No Connection
10 N.C. No Connection
11 GND Ground
12 CH1[0]- First pixel Negative LVDS differential data input. Pair 0
13 CH1[0]+ First pixel Positive LVDS differential data input. Pair 0
14 CH1[1]- First pixel Negative LVDS differential data input. Pair 1
15 CH1[1]+ First pixel Positive LVDS differential data input. Pair 1
16 CH1[2]- First pixel Negative LVDS differential data input. Pair 2
17 CH1[2]+ First pixel Positive LVDS differential data input. Pair 2
18 GND Ground
19 CH1CLK- First pixel Negative LVDS differential clock input.
20 CH1CLK+ First pixel Positive LVDS differential clock input.
21 GND Ground
(1)
22 CH1[3]- First pixel Negative LVDS differential data input. Pair 3
23 CH1[3]+ First pixel Positive LVDS differential data input. Pair 3
24 N.C. No Connection
25 N.C. No Connection
26 2D/3D Input signal for 2D/3D Mode Selection (3)(5)
27 LR Input signal for Left Right eye frame synchronous (4)(5)
28 CH2[0]- Second pixel Negative LVDS differential data input. Pair 0
Version 2.1 16 DateΚ Κ ΚΚ07 Dec. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
29 CH2[0]+ Second pixel Positive LVDS differential data input. Pair 0
30 CH2[1]- Second pixel Negative LVDS differential data input. Pair 1
31 CH2[1]+ Second pixel Positive LVDS differential data input. Pair 1
32 CH2[2]- Second pixel Negative LVDS differential data input. Pair 2
33 CH2[2]+ Second pixel Positive LVDS differential data input. Pair 2
34 GND Ground
35 CH2CLK- Second pixel Negative LVDS differential clock input.
36 CH2CLK+ Second pixel Positive LVDS differential clock input.
37 GND Ground
38 CH2[3]- Second pixel Negative LVDS differential data input. Pair 3
www.panelook.com
PRODUCT SPECIFICATION
39 CH2[3]+ Second pixel Positive LVDS differential data input. Pair 3
40 N.C. No Connection
41 N.C. No Connection
42 NC No Connection
43 N.C. No Connection (1)
44 GND Ground
45 GND Ground
46 GND Ground
47 N.C. No Connection (1)
48 VCC +12V power supply
49 VCC +12V power supply
50 VCC +12V power supply
51 VCC +12V power supply
Version 2.1 17 DateΚ Κ ΚΚ07 Dec. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
PRODUCT SPECIFICATION
CNF2 Connector Pin Assignment (FI-RE41S-HF (JAE) or equivalent)
Pin Name Description Note
1 N.C. No Connection
2 N.C. No Connection
3 N.C. No Connection
4 N.C. No Connection
5 N.C. No Connection
6 N.C. No Connection
7 N.C. No Connection
8 N.C. No Connection
(1)
9 GND Ground
10 CH3[0]- Third pixel Negative LVDS differential data input. Pair 0
11 CH3[0]+ Third pixel Positive LVDS differential data input. Pair 0
12 CH3[1]- Third pixel Negative LVDS differential data input. Pair 1
13 CH3[1]+ Third pixel Positive LVDS differential data input. Pair 1
14 CH3[2]- Third pixel Negative LVDS differential data input. Pair 2
15 CH3[2]+ Third pixel Positive LVDS differential data input. Pair 2
16 GND Ground
17 CH3CLK- Third pixel Negative LVDS differential clock input.
18 CH3CLK+ Third pixel Positive LVDS differential clock input.
19 GND Ground
20 CH3[3]- Third pixel Negative LVDS differential data input. Pair 3
21 CH3[3]+ Third pixel Positive LVDS differential data input. Pair 3
22 N.C. No Connection
23 N.C. No Connection
24 GND Ground
25 GND Ground
26 CH4[0]- Fourth pixel Negative LVDS differential data input. Pair 0
27 CH4[0]+ Fourth pixel Positive LVDS differential data input. Pair 0
28 CH4[1]- Fourth pixel Negative LVDS differential data input. Pair 1
29 CH4[1]+ Fourth pixel Positive LVDS differential data input. Pair 1
30 CH4[2]- Fourth pixel Negative LVDS differential data input. Pair 2
Version 2.1 18 DateΚ Κ ΚΚ07 Dec. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
31 CH4[2]+ Fourth pixel Positive LVDS differential data input. Pair 2
32 GND Ground
33 CH4CLK- Fourth pixel Negative LVDS differential clock input.
34 CH4CLK+ Fourth pixel Positive LVDS differential clock input.
35 GND Ground
36 CH4[3]- Fourth pixel Negative LVDS differential data input. Pair 3
37 CH4[3]+ Fourth pixel Positive LVDS differential data input. Pair 3
38 N.C. No Connection
39 N.C. No Connection
40 GND Ground
www.panelook.com
PRODUCT SPECIFICATION
41 GND Ground
CN6 Connector Pin Assignment (LM123S-010-H-TF1-3 (UNE) or equivalent)
1 N.C. No Connection
2 N.C. No Connection
3 N.C. No Connection
4 GND Ground
5 B/L
6 L/R_O Output signal for Left Right Glasses control
7 N.C. No Connection
8 N.C. No Connection
9 N.C. No Connection
10 N.C. No Connection
Output signal for backlight on/off control signal , H: B/L off, L: B/L on
(3D only)
H: +3.3V
L: 0V
(7)
Note (1) Reserved for internal use. Please leave it open.
Note (2) LVDS format selection.
L= Connect to GND , H=Connect to +3.3V or Open
SELLVDS Note
L JEDIA Format
H or Open VESA Format
Note (3) 2D/3D mode selection.
L= Connect to GND or Open, H=Connect to +3.3V
2D/3D Note
L or Open 2D Mode
H
3D Mode
Version 2.1 19 DateΚ Κ ΚΚ07 Dec. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
Note (4) Left Right synchronous signal for glasses.
www.panelook.com
PRODUCT SPECIFICATION
V
Note (5) 2D/3D, and LR signal pin connected to the LCM side has the following diagram.
=0~0.8 V, VIH=2.0~3.3 V
IL
LR Note
L Right synchronous signal
H Left synchronous signal
R1 in the system side should be less than 1K Ohm. (R1 < 1K Ohm)
Note (6) SELLVDS signal pin connected to the LCM side has the following diagram.
R1 in the system side should be less than 1K Ohm. (R1 < 1K Ohm)
Note (7) The definition of L/R_O signal as follows
L= 0V , H= +3.3V
L/R_O Note
L Right glass turn on
H Left glass turn on
Version 2.1 20 DateΚ Κ ΚΚ07 Dec. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
Note (8) LVDS 4-port Data Mapping
Port Channel of LVDS Data Stream
1st Port First Pixel 1, 5, 9, ……1913, 1917
2nd Port Second Pixel 2, 6, 10, ….1914, 1918
3rd Port Third Pixel 3, 7, 11, ….1915, 1919
4th Port Fourth Pixel 4, 8, 12, ….1916, 1920
www.panelook.com
PRODUCT SPECIFICATION
Version 2.1 21 DateΚ Κ ΚΚ07 Dec. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
5.2 BLOCK DIAGRAM OF INTERFACE
TFT LCD Module Input
www.panelook.com
PRODUCT SPECIFICATION
B_RXO0-
B_RXO0+
B_RXO1-
B_RXO1+
B_RXO2-
B_RXO2+
B_RXOC-
B_RXOC+
B_RXO3-
B_RXO3+
B_RXE0-
B_RXE0+
B_RXE1-
B_RXE1+
100Ө
100Ө
100Ө
100Ө
100Ө
100Ө
100Ө
Timing
Controlle
PLL
B PATH
ER0-ER7
EG0-EG7
EB0-EB7
B_RXE2-
B_RXE2+
B_RXEC-
100Ө
100Ө
DE
OR0-OR7
OG0-OG7
B_RXEC+
OB0-OB7
B_RXE3-
B_RXE3+
100Ө
DCLK
PLL
Version 2.1 22 DateΚ Κ ΚΚ07 Dec. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
PRODUCT SPECIFICATION
F_RXO0-
F_RXO0+
F_RXO1-
F_RXO1+
F_RXO2-
F_RXO2+
F_RXOC-
F_RXOC+
F_RXO3-
F_RXO3+
F_RXE0-
F_RXE0+
F_RXE1-
F_RXE1+
100Ө
100Ө
100Ө
100Ө
100Ө
100Ө
100Ө
PLL
F PATH
ER0-ER7
-EG7
E
EB0-EB7
DE
OR0-OR7
OG0-OG7
OB0-OB7
DCLK
F_RXE2-
F_RXE2+
F_RXEC-
100Ө
100Ө
F_RXEC+
F_RXE3-
F_RXE3+
ER0~ER7 Even pixel R data OR0~OR7 Odd pixel R data
EG0~EG7 Even pixel G data OG0~OG7 Odd pixel G data
EB0~EB7 Even pixel B data OB0~OB7 Odd pixel B data
Note (1) The system must have the transmitter to drive the module.
100Ө
PLL
DE Data enable signal
DCLK Data clock signal
Note (2) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it is
used differentially.
Version 2.1 23 DateΚ Κ ΚΚ07 Dec. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
PRODUCT SPECIFICATION
Note (3) Two pixel data send into the module for every clock cycle. The first pixel of the frame is odd pixel and the
second pixel is even pixel.
5.3 LVDS INTERFACE
JEIDA Format : SELLVDS = L
VESA Format : SELLVDS = H or Open
JEDIA Format
RXCLK
RXCLK
ORX0
ORX0
ORX1
ORX1
ORX2
ORX2
ORX3
ORX3
ERX0
ERX0
ERX1
ERX1
ERX2
ERX2
ERX3
ERX3
R7G2 R6 R5 R4 R3
R7G2 R6 R5 R4 R3
B2 G7B3
B2 G7B3
R7G2 R6 R5 R4 R3
R7G2 R6 R5 R4 R3
B2 G7B3
B2 G7B3
G5 G4 G6
G5 G4 G6
G5 G4 G6
G5 G4 G6
R2
R2
G3
G3
B4 B6 B5 B7VS HS DE
B4 B6 B5 B7VS HS DE
R0G0 R1G1B1 B0RSVD
R0G0 R1G1B1 B0RSVD
R2
R2
G3
G3
B4 B6 B5 B7VS HS DE
B4 B6 B5 B7VS HS DE
R0G0 R1G1B1 B0RSVD
R0G0 R1G1B1 B0RSVD
Version 2.1 24 DateΚ Κ ΚΚ07 Dec. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
VESA Format
RXCLK
RXCLK
www.panelook.com
PRODUCT SPECIFICATION
Current F\FOH
Current F\FOH
ORX0
ORX0
ORX1
ORX1
ORX2
ORX2
ORX3
ORX3
ERX0
ERX0
ERX1
ERX1
ERX2
ERX2
ERX3
ERX3
R0~R7: Pixel R Data (7; MSB, 0; LSB)
G0~G7: Pixel G Data (7; MSB, 0; LSB)
B0~B7: Pixel B Data (7; MSB, 0; LSB)
DE : Data enable signal
R5G0 R4 R3 R2 R1
R5G0 R4 R3 R2 R1
B0 G5B1
B0 G5B1
R5G0 R4 R3 R2 R1
R5G0 R4 R3 R2 R1
B0 G5B1
B0 G5B1
G3 G2 G4
G3 G2 G4
G3 G2 G4
G3 G2 G4
R0
R0
G1
G1
B2 B4 B3 B5VS HS DE
B2 B4 B3 B5VS HS DE
R6G6 R7G7B7 B6RSVD
R6G6 R7G7B7 B6RSVD
R0
R0
G1
G1
B2 B4 B3 B5VS HS DE
B2 B4 B3 B5VS HS DE
R6G6 R7G7B7 B6RSVD
R6G6 R7G7B7 B6RSVD
DCLK : Data clock signal
Notes (1) RSVD (reserved) pins on the transmitter shall be “H” or “L”.
5.4 COLOR DATA INPUT ASSIGNMENT
The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for the
color. The higher the binary input, the brighter the color. The table below provides the assignment of color
versus data input.
Data Signal
Basic
Colors
Color
Black
Red
Green
Blue
Cyan
Magenta
Yel lo w
White
R7 R6 R5 R4 R3 R2 R1 R0 G7 G6 G5 G4 G3 G2 G1 G0 B7 B6 B5 B4 B3 B2 B1 B0
0
0
1
1
0
0
0
0
0
0
1
1
1
1
1
1
Red Green Blue
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
0
0
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
1
1
1
1
1
0
0
0
0
0
0
0
0
1
1
1
1
1
1
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
1
1
1
Version 2.1 25 DateΚ Κ ΚΚ07 Dec. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
0
Red(0) / Dark
Red(1)
Red(2)
Gray
Scale
Of
Red
Gray
Scale
Of
Green
Gray
Scale
Of
Blue
Note (1) 0: Low Level Voltage, 1: High Level Voltage
Red(253)
Red(254)
Red(255)
Green(0) / Dark
Green(1)
Green(2)
Green(253)
Green(254)
Green(255)
Blue(0) / Dark
Blue(1)
Blue(2)
Blue(253)
Blue(254)
Blue(255)
:
:
:
:
:
:
0
0
0
0
0
:
:
:
:
1
1
1
1
1
1
0
0
0
0
0
0
:
:
:
:
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
0
0
0
0
0
0
www.panelook.com
PRODUCT SPECIFICATION
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
0
0
0
0
0
0
0
0
0
1
0
1
1
1
1
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
0
1
0
1
1
1
1
1
1
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
:
:
:
:
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
1
1
1
1
1
1
0
0
0
0
0
0
:
:
:
:
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
1
0
:
:
:
:
:
:
1
0
1
0
1
1
1
1
1
Version 2.1 26 DateΚ Κ ΚΚ07 Dec. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
6. INTERFACE TIMING
6.1 INPUT SIGNAL TIMING SPECIFICATIONS
(Ta = 25 ± 2 ºC)
The input signal timing specifications are shown as the following table and timing diagram.
Signal Item Symbol Min. Typ. Max. Unit Note
Frequency
Input cycle to
LVDS
Receiver
Clock
cycle jitter
Spread spectrum
modulation range
Spread spectrum
modulation frequency
www.panelook.com
PRODUCT SPECIFICATION
F
clkin
(=1/TC)
T
- - 200 ps (3)
rcl
clkin_mo
F
d
F
- - 200 KHz
SSM
60 74.25 96.23 MHz
F
-2% - F
clkin
+2% MHz
clkin
(4)
LVDS
Setup Time Tlvsu 600 - - ps
Receiver
Data
Hold Time Tlvhd 600 - - ps
6.1.1 TIMING SPEC FOR FRAME RATE (Fr5 = 100Hz)
Total Tv 1115 1125 1135 Th
2D Mode
Ver t ical
Active
Display
Term
3D Mdoe
Display Tvd 1080 1080 1080 Th
Blank Tvb 35 45 55 Th
Total Tv 1524 Th
Display Tvd 1080 Th
Blank Tvb 444 Th
Total Th 540 550 575 Tc
2D Mode
Horizontal
Active
Display
Term
Display Thd 480 480 480 Tc
Blank Thb 60 70 95 Tc
Total Th 525 Tc
(5)
Tv=Tvd+Tv
b
Ё
Ё
(6)
Th=Thd+T
hb
Ё
Ё
3D Mdoe
Display Thd 480 Tc
(7)
Blank Thb 45 Tc
6.1.2 TIMING SPEC FOR FRAME RATE (Fr6 = 120Hz)
Ver t ical
Active
Display
Term
2D Mode
3D Mdoe
Total Tv 1115 1125 1135 Th
Display Tvd 1080 1080 1080 Th
Blank Tvb 35 45 55 Th
Total Tv 1524 Th
Tv=Tvd+Tv
b
Ё
Ё
(6)
Version 2.1 27 DateΚ Κ ΚΚ07 Dec. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
Display Tvd 1080 Th
Blank Tvb 444 Th
www.panelook.com
PRODUCT SPECIFICATION
Th=Thd+T
hb
Ё
Ё
(7)
Horizontal
Active
Display
Term
2D Mode
3D Mdoe
Total Th 540 550 575 Tc
Display Thd 480 480 480 Tc
Blank Thb 60 70 95 Tc
Total Th 525 Tc
Display Thd 480 Tc
Blank Thb 45 Tc
Note (1) Since the module is operated in DE only mode, Hsync and Vsync input signals should be set to low
logic level. Otherwise, this module would operate abnormally.
Note (2) Please make sure the range of pixel clock has follow the below equation:
F
clkin(max)
F
r
5
Tv Th FѼѼЊ
FЊ
r
6
Tv ThѼѼ
clkin(min)
INPUT SIGNAL TIMING DIAGRAM
DE
DCLK
DE
DATA
T
v
T
vd
T
h
T
c
T
hb
T
hd
T
vb
Valid display data ( 480 clocks)
Version 2.1 28 DateΚ Κ ΚΚ07 Dec. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
PRODUCT SPECIFICATION
Note (3) The input clock cycle-to-cycle jitter is defined as below figures. Trcl = I T1 – TI
Note (4) The SSCG (Spread spectrum clock generator) is defined as below figures.
Version 2.1 29 DateΚ Κ ΚΚ07 Dec. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
Note (5) The LVDS timing diagram and setup/hold time is defined and showing as the following figures.
LVDS RECEIVER INTERFACE TIMING DIAGRAM
RXCLK+/-
RXn+/-
www.panelook.com
PRODUCT SPECIFICATION
Tc
Tlvsu
Tlvhd
1T
14
Note (6) Please fix the Vertical timing (Vertical Total =1524 / Display =1080 / Blank = 444) in 3D mode.
Note (7) Please fix the Horizontal timing (Horizontal Total =2100 / Display =1920 / Blank = 180) in 3D mode
3T
14
5T
14
7T
14
9T
14
11T
14
13T
14
Version 2.1 30 DateΚ Κ ΚΚ07 Dec. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
6.2 POWER ON/OFF SEQUENCE
6.2.1 POWER ON/OFF SEQUENCE (Ta = 25 ± 2 ºC)
To prevent a latch-up or DC operation of LCD module, the power on/off sequence should be as the diagram
below.
0V
0.5Љ ЉЉЉT1ЉЉЉЉ10ms
0Љ ЉЉЉT
500ms Љ ЉЉЉT
0Љ ЉЉЉT
2
ЉЉЉЉ50ms
3
ЉЉЉЉ50ms
4
www.panelook.com
PRODUCT SPECIFICATION
0.1V
CC
T
1
T
2
0.1V
cc
T
3
T
4
LVDS Signals
0Љ ЉЉЉT7ЉЉЉЉT
0Љ ЉЉЉT8ЉЉЉЉT
0V
2
3
Option Signals
(SELLVDS,2D/3D
LR,)
Backlight (Recommended)
500msЉ ЉЉЉT
100ms
5
ЉЉЉЉ
T6
Power On
T
7
50%
T
5
Power ON/OFF Sequence
50%
T
8
T
6
Version 2.1 31 DateΚ Κ ΚΚ07 Dec. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
PRODUCT SPECIFICATION
6.2.2 2D to 3D SIGNAL SEQUENCE WITHOUT VCC TURN OFF AND TURN ON
0.9V
0.1V
CC
T
CC
T
1
T
2
7
VCC
0.5Љ ЉЉЉT1ЉЉЉЉ10ms
0Љ ЉЉЉT
2
ЉЉЉЉ 50ms
LVDS Signals
0Љ ЉЉЉT7 ЉЉЉЉT2
10msЉ ЉЉЉT10
0V
0V
Power On
Scalar send
Black Pattern
T
10
2D/3D
0Љ ЉЉЉT9 ЉЉЉЉ10ms
10Љ ЉЉЉT12 ЉЉЉЉ20ms
T
9
T
12
Scalar Black Pattern
Insertion
T
Backlight
T
5
11
ON/OFF
500msЉ ЉЉЉT
500ms
5
T 11
Note (1) The supply voltage of the external system for the module input should follow the definition of Vcc.
Note (2) Apply the LED voltage within the LCD operation range. When the backlight turns on before the LCD
operation or the LCD turns off before the backlight turns off, the display may momentarily become
abnormal screen.
Note (3) In case of Vcc is in off level, please keep the level of input signals on the low or high impedance. If
T2<0,that maybe cause electrical overstress failure.
Note (4) T4 should be measured after the module has been fully discharged between power off and on period.
Note (5) Interface signal shall not be kept at high impedance when the power is on.
Version 2.1 32 DateΚ Κ ΚΚ07 Dec. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
7. OPTICAL CHARACTERISTICS
7.1 TEST CONDITIONS
Item Symbol Value Unit
www.panelook.com
PRODUCT SPECIFICATION
Ambient Temperature Ta
Ambient Humidity Ha
Supply Voltage VCC 12 V
Input Signal According to typical value in "3. ELECTRICAL CHARACTERISTICS"
LED Current IL 60 ± 1.2 mA
Vertical Frame Rate Fr 120 Hz
The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change during
measuring. In order to stabilize the luminance, the measurement should be executed after lighting backlight for 1
hour in a windless room.
LCD Module
LCD Panel
25± 2
50± 10
oC
%RH
500 mm
CS-2000
Light Shield Room
AmbientLuminance < 2lux)
(
Version 2.1 33 DateΚ Κ ΚΚ07 Dec. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
7.2 OPTICAL SPECIFICATIONS
The relative measurement methods of optical characteristics are shown in 7.2. The following items should be
measured under the test conditions described in 7.1 and stable environment shown in 7.1.
Item Symbol Condition Min. Typ. Max. Unit Note
Contrast Ratio CR 700 1000 - - (2)
www.panelook.com
PRODUCT SPECIFICATION
Response Time (TN)
Center Luminance of
White
White Variation
Cross Talk CT
Red
Green
Color
Chromaticity
Blue
L
T
R
T
F
2D 250 300 - cd/m
C
3D - 26 - cd/m2 (8)
δ W
2D - - 4 % (5)
3D-W - 0.4 - % (8)
3D-D - 12 - % (8)
Rx 0.634 -
Ry 0.338 -
Gx 0.306 -
Gy 0.619 -
Bx 0.155 -
By 0.056 -
θ x=0° , θ y =0°
Viewing angle
at normal direction
-
-
- - 1.33 - (6)
Typ.
-0.03
0.8 2.5
2.8 5.5
Typ.
+0.03
ms (3)
2
(4)
-
Wx 0.285 -
White
-
Deg. (1)
(7)
Correlated color temperature - 9300 - K -
Color
Gamut
Horizontal
Viewing
Angle
Ver t ical
Transmission direction of
the up polarizer
Wy
C.G.
θx+
θx-
θy+
θy-
Φ
up
0.293
- 72 - % NTSC
75 85 -
75 85 -
CR≥ 10
70 80 -
70 80 -
- - 45 - Deg.
Version 2.1 34 DateΚ Κ ΚΚ07 Dec. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
Note (1) Definition of Viewing Angle (θx, θy) :
www.panelook.com
PRODUCT SPECIFICATION
θ X- = 90º
6 o’clock
θ y- = 90º
x -
y-
Note (2) Definition of Contrast Ratio (CR) :
The contrast ratio can be calculated by the following expression.
Contrast Ratio (CR) =
L255: Luminance of gray level 255
θy- θy +
θx −
θx +
Normal
θ x = θ y = 0º
12 o’clock direction
θ y+ = 90º
y+
L255 of Luminance Surface
L0 of Luminance Surface
x+
θ X+ = 90º
L 0: Luminance of gray level 0
CR = CR (5), where CR (X) is corresponding to the Contrast Ratio of the point X at the figure in Note
(6).
Note (3) Definition of Response Time (T
Gray Level 255
100%
90%
Optical
Response
10%
0%
, TF):
R
T
R
Note (4) Definition of Luminance of White (L
Measure the luminance of gray level 255 at center point and 5 points
):
C
Gray Level 0
Gray Level 255
T
F
ime
L
= L (5), where L (X) is corresponding to the luminance of the point X at the figure in Note (6).
C
Version 2.1 35 DateΚ Κ ΚΚ07 Dec. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
Note (5) Definition of Cross Talk (CT):
www.panelook.com
PRODUCT SPECIFICATION
CT = | Y
– YA | / YA× 100 (%)
B
Where:
Y
= Luminance of measured location without gray level 0 pattern (cd/m2)
A
Y
= Luminance of measured location with gray level 0 pattern (cd/m2)
B
ctive Area
(0, 0)
Y
(D/2,W/8)
A, U
Gray 128
Y
(D/8,W/2)
A, L
Y
Y
(D/2,7W/8)
A, D
Note (6) Definition of White Variation (δW):
Measure the luminance of gray level 255 at 5 points
(7D/8,W/2)
A, R
(D, W)
0, 0
(D/8,W/2)
Y
B, L
(D/4,W/4
ctive Area
Y
Gray 0
Y
(D/2,W/8)
B, U
Y
(3D/4,3W/4)
(D/2,7W/8)
B, D
(7D/8,W/2)
B, R
D, W
W
Vertical Line
δW = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]
Version 2.1 36 DateΚ Κ ΚΚ07 Dec. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
Note (7) This is a reference for designing the shutter glasses of 3D application. (TN case)
Definition of the absorption direction of the up polarizer:
www.panelook.com
PRODUCT SPECIFICATION
x-
ӥ
up
6 o’clock
The absorption axis of the front polarizer of the shutter glasses should be parallel to this panel absorption
direction to get a maximum 3D mode luminance.
y-
12 o’clock direction
y+
o
, x
ӥ =0
+
Version 2.1 37 DateΚ Κ ΚΚ07 Dec. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
PRODUCT SPECIFICATION
Note(8) Definition of the 3D mode performance (measured under 3D mode):
a. Test pattern
Left eye image and right eye image are displayed alternated
W W
Left eye image: W255; Right eye image: W255
WB
Left eye image: W255; Right eye image: W0
BW
Left eye image: W0; Right eye image: W255
BB
Left eye image: W0; Right eye image: W0
b. Measurement setup
5LJKWH\H
5LJKWH\H
5LJKWH\H 5LJKWH\H
VKXWWHU
VKXWWHUJOD
VKXWWHU
Shutter glasses are well controlled under suitable timing, and measure the luminance of the center point
of the panel through the right eye glass. The transmittance of the glass should be larger than 40.0% under
3D mode operation.
ODVV
VV
OD VKXWWHUJOD
VVVV
The luminance of the test pattern “WW”, denoted L(WW); the luminance of the test pattern ”WB”, denoted
L(WB); the luminance of the test pattern “BW”, denoted L(BW); the luminance of the test pattern “BB”,
denoted “L(BB)
c. Definition of the Center Luminance of White, Lc (3D) : L(WW)
) ( ) (
BB L WB L
d. Definition of the 3D mode white crosstalk, CT (3D-W) :
e. Definition of the 3D mode dark crosstalk, CT (3D-D) :
) 3 (
W D CT
≡ −
) 3 (
D D CT
≡ −
−
) ( ) (
BB L WW L
−
) ( ) (
BW L WW L
−
) ( ) (
BB L WW L
−
Version 2.1 38 DateΚ Κ ΚΚ07 Dec. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
PRODUCT SPECIFICATION
8. PRECAUTIONS
8.1 ASSEMBLY AND HANDLING PRECAUTIONS
[ 1 ] Do not apply rough force such as bending or twisting to the module during assembly.
[ 2 ] It is recommended to assemble or to install a module into the user’s system in clean working areas. The
dust and oil may cause electrical short or worsen the polarizer.
[ 3 ] Do not apply pressure or impulse to the module to prevent the damage of LCD panel and Backlight.
[ 4 ] Always follow the correct power-on sequence when the LCD module is turned on. This can prevent the
damage and latch-up of the CMIS LSI chips.
[ 5 ] Bezel of Set can not press or touch the panel surface. It will make light leakage or scrape.
[ 6 ] Do not plug in or pull out the I/F connector while the module is in operation.
[ 7 ] Do not disassemble the module.
[ 8 ] Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily
scratched.
[ 9 ] Moisture can easily penetrate into LCD module and may cause the damage during operation.
[ 10 ] When storing modules as spares for a long time, the following precaution is necessary.
[ 10.1 ] Do not leave the module in high temperature, and high humidity for a long time. It is highly
recommended to store the module with temperature from 0 to 35к at normal humidity without
condensation.
[ 10.2 ] The module shall be stored in dark place. Do not store the TFT-LCD module in direct sunlight or
fluorescent light.
[ 11 ] When ambient temperature is lower than 10ºC, the display quality might be reduced. For example, the
response time will become slow, and the starting voltage of CCFL will be higher than that of room
temperature.
8.2 SAFETY PRECAUTIONS
[ 1 ] The startup voltage of a Backlight is approximately 1000 Volts. It may cause an electrical shock while
assembling with the inverter. Do not disassemble the module or insert anything into the Backlight unit.
[ 2 ] If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of
contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
[ 3 ] After the module’s end of life, it is not harmful in case of normal operation and storage.
Version 2.1 39 DateΚ Κ ΚΚ07 Dec. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
9. DEFINITION OF LABELS
9.1 CMI MODULE LABEL
The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.
www.panelook.com
PRODUCT SPECIFICATION
CHI MEI
OPTOELECTRONICS
CHI MEI
OPTOELECTRONICS
Model Name: V236H3 –LS1
Revision: Rev. XX, for example: A0, A1… B1, B2… or C1, C2…etc.
Serial ID: X X X X X X X Y M D L N N N N
V236H3 –LS1 Rev. XX
X X X X X X X Y M D L N N N N
V236H3 –LS1 Rev. XX
X X X X X X X Y M D L N N N N
Serial No.
E 207943
MADE IN TAIWAN
GEMN
RoHS
MADE IN CHINA
LEOO(or CAPG or CANO)
RoHS
Product Line
Year, Month, Date
CMI Internal Use
CMI Internal Use
Revision
Serial ID includes the information as below:
Manufactured Date:
Year : 2001=1, 2002=2, 2003=3, 2004=4…2010=0, 2011=1, 2012=2…
Month: 1~9, A~C, for Jan. ~ Dec.
Day: 1~9, A~Y, for 1st to 31st, exclude I ,O, and U.
Revision Code : Cover all the change
Serial No. : Manufacturing sequence of product
Product Line : 1 → Line1, 2 → Line 2, …etc.
CMI Internal Use
Version 2.1 40 DateΚ Κ ΚΚ07 Dec. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
10. PACKAGING
10.1 PACKAGING SPECIFICATIONS
(1) 10 LCD modules / 1 Box
(2) Box dimensions: 620(L) X 348 (W) X 430 (H) mm
(3) Weight: 30kg (10 modules per box)
10.2 PACKAGING METHOD
Figures 10-1 and 10-2 are the packing method
www.panelook.com
PRODUCT SPECIFICATION
Figure 10-1 packing method
Version 2.1 41 DateΚ Κ ΚΚ07 Dec. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
For ocean shipping
www.panelook.com
PRODUCT SPECIFICATION
Sea / Land Transportation (40ft HQ Container)
Film
Film
PE Sheet
PE Sheet
Corner Protector
(50*50*1000mm)
PP Belt
Carton label
Corner Protector
(50*50* 800mm)
Corner Protector
(50*50*1250mm)
Pallet
(1250*1050*143mm)
For air transport
PP Belt
Corner Protector
(50*50*1000mm)
Sea / Land Transportation (40ft Container)
PP Belt
Carton label
Corner Protector
(50*50*800mm)
Corner Protector
(50*50*800mm)
Pallet
(1250*1050*143mm)
Film
Film
PE Sheet
PE Sheet
Corner Protector
(50*50*1000mm)
PE Sheet
Film
11. MECHANICAL CHARACTERISTIC
Corner Protector
(50*50*1250mm)
Pallet
(1250*1050*143mm)
Carton label
Figure 10-2 packing method
Version 2.1 42 DateΚ Κ ΚΚ07 Dec. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com