Please return 1 copy for your confirmation with your
signature and comments.
Approved By Checked By Prepared By
Chao-Chun Chung Roger Huang Kimi Lin
Version 2.0 1 DateΚ14 Jun 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 2
Global LCD Panel Exchange Center
www.panelook.com
PRODUCT SPECIFICATION
CONTENTS
1. GENERAL DESCRIPTION ......................................................................................................................................................... 5
1.4 GENERAL SPECIFICATI0NS ..............................................................................................................................5
3.1 TFT LCD OPEN CELL .........................................................................................................................................7
3.2 Vcc POWER DIP CONDITION:............................................................................................................................9
5.2 LVDS DATA MAPPING TABLE...........................................................................................................................10
5.3 COLOR DATA INPUT ASSIGNMENT ................................................................................................................ 11
6.1 INPUT SIGNAL TIMING SPECIFICATIONS ......................................................................................................12
INPUT SIGNAL TIMING DIAGRAM..................................................................................................................................... 12
6.2 POWER ON/OFF SEQUENCE.......................................................................................................................... 14
7.1 TEST CONDITIONS...........................................................................................................................................15
9. DEFINITION OF LABELS......................................................................................................................................................... 21
9.1 CMO OPEN CELL LABEL..................................................................................................................................21
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 4
Global LCD Panel Exchange Center
Version Date Page(New) Section Description
Ver 2.0 Jun, 14, 10’ All All V185B1-PE2 Approval Specification was first issued.
www.panelook.com
PRODUCT SPECIFICATION
REVISION HISTORY
Version 2.0 4 DateΚ14 Jun 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 5
Global LCD Panel Exchange Center
www.panelook.com
PRODUCT SPECIFICATION
1. GENERAL DESCRIPTION
1.1 OVERVIEW
The V185B1-PE2 is a 18.5” TFT LCD cell with driver ICs and a 30-pins-1ch-LVDS circuit board.
The product supports 1366 x 768 WXGA mode and can display up to 16.7M colors. The backlight unit
is not built in.
1.2 FEATURES
- Contrast ratio 1000:1
- Response time 5ms.
- WXGA (1366 x 768 pixels) resolution.
- DE (Data Enable) only mode.
- LVDS (Low Voltage Differential Signaling) interface.
- RoHS compliance.
1.3 APPLICATION
- TFT LCD Monitor
- TFT LCD TV
1.4 GENERAL SPECIFICATI0NS
ItemSpecification UnitNote
Diagonal Size 18.5inch Active Area 409.8 (H) x 230.4 (V) mm (1)
Driver Element a-si TFT active matrix - Pixel Number 1366 x R.G.B. x 768 pixel Pixel Pitch 0.3 (H) x 0.3 (V) mm Pixel Arrangement RGB vertical stripe - Display Colors 16.7Mcolor Transmissive Mode Normally White - Surface Treatment Hard coating (3H), Anti-glare (Haze 25%) - Power Consumption 3.0Watt (3)
1.5 MECHANICAL SPECIFICATIONS
ItemMin.Typ. Max.UnitNote
Weight
I/F connector mounting
position
Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.
The mounting inclination of the connector makes
the screen center within ±0.5mm as the horizontal.
-
415 435 g -
- (2)
(2) Connector mounting position
(3) Please refer to sec.3.1 for more information of power consumption.
+/- 0.5mm
Version 2.0 5 DateΚ14 Jun 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 6
Global LCD Panel Exchange Center
www.panelook.com
PRODUCT SPECIFICATION
2. ABSOLUTE MAXIMUM RATINGS
2.1 ABSOLUTE RATINGS OF ENVIRONMENT (BASED ON CMO MODULE M185B3-LA1)
ItemSymbol
Storage Temperature TST -20 +60 ºC (1)
Operating Ambient Temperature TOP 0 +50 ºC (1), (2)
Note (1) Temperature and relative humidity range is shown in the figure below.
(a) 90 %RH Max. (Ta 40 ºC).Љ
(b) Wet-bulb temperature should be 39 ºC Max. (Ta > 40 ºC).
(c) No condensation.
Note (2) The temperature of panel display surface area should be 0 ºC Min. and 60 ºC Max.
Min.Max.
2.2 ABSOLUTE RATINGS OF ENVIRONMENT (OPEN CELL)
Value
UnitNote
High temperature or humidity may reduce the performance of panel. Please store LCD panel within the
specified storage conditions.
Storage Condition: With packing.
Storage temperature range: 25±5 ºC.
Storage humidity range: 50±10%RH.
Shelf life: 30days
2.3 ELECTRICAL ABSOLUTE RATINGS (OPEN CELL)
ItemSymbol
Power Supply Voltage VCC -0.3 +6.0 V (1)
Logic Input Voltage Vlogic -0.3 2.7 V -
Note (1) Permanent damage might occur if the module is operated at conditions exceeding the maximum values.
Value
MinMax
UnitNote
Version 2.0 6 DateΚ14 Jun 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 7
Global LCD Panel Exchange Center
www.panelook.com
PRODUCT SPECIFICATION
3. ELECTRICAL CHARACTERISTICS
3.1 TFT LCD OPEN CELL
Parameter Symbol
Power Supply Voltage Vcc 4.5 5.0 5.5 V Ripple Voltage VRP - - 300 mV Power On Rush Current I
White - 0.410.54A(3)a
Power Supply Current
Black - 0.570.76A(3)b
Vertical Stripe
Power Consumption P
LVDS differential input voltage Vid 200 - 600 mV (5)
LVDS common input voltage Vic - 1.2 - V Logic High Input Voltage VIH 2.0 - 2.7 V Logic Low Input Voltage VIL - - 0.5 V -
Note (1) The module should be always operated within above ranges.
RUSH
-
LCD
Ta = 25 ± 2 ºC
Value
Min.Typ. Max.
UnitNote
- - 3 A (2)
- 0.6 0.8 A (3)c
- 3.0 4.0 Watt (4)
Note (2) Power On Rush Current Measurement Conditions: (must follow power sequence)
(High to Low)
(Control Signal)
SW
+12V
+5.0V
R1
47K
R2
1K
47K
VR1
C1
1uF
Q1 2SK1475
C2
0.01uF
Q2
2SK1470
FUSE
C3
1uF
Vcc rising time is 470μs
Vcc
(LCD Module Input)
Vcc
0.9Vcc
0.1Vcc
GND
470μs
Version 2.0 7 DateΚ14 Jun 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 8
Global LCD Panel Exchange Center
Note (3) The specified power supply current is under the conditions at Vcc = 5.0 V, Ta = 25 ± 2 ºC, Fv = 60
Hz, whereas a power dissipation check pattern below is displayed.
www.panelook.com
PRODUCT SPECIFICATION
a. White Pattern
Active Area
c. Vertical Stripe Pattern
b. Black Pattern
Active Area
R
G
R
B
G
R
B
G
RR
G
R
G
B
B
B
B
B
R
G
B
R
R
G
B
R
G
B
Active Area
Note (4) The power consumption is specified at the pattern with the maximum current.
Note (5) VID waveform condition
Version 2.0 8 DateΚ14 Jun 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 9
Global LCD Panel Exchange Center
≤≤≤
)
3.2 Vcc POWER DIP CONDITION:
www.panelook.com
PRODUCT SPECIFICATION
Vcc
4.5V
4.0V
Td
Dip condition:
4. BLOCK DIAGRAM
4.1 TFT LCD OPEN CELL
RX0(+/-)
RX1(+/-)
RX2(+/-)
RX3(+/-)
RXC(+/-)
NC
Vcc
GND
(STM MSCKT2407P30H
INPUT CONNECTOR
or EQUIVALENT
msTdVVccV20,5.40.4
LVDS INPUT /
TIMING CONTROLLER
DC/DC CONVERTER &
REFERENCE VOLTAGE
SCAN DRIVER IC
TFT LCD PANEL
(1366x3x768)
DATA DRIVER IC
Version 2.0 9 DateΚ14 Jun 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 10
Global LCD Panel Exchange Center
5. INPUT TERMINAL PIN ASSIGNMENT
5.1 TFT LCD MODULE
PinName Description
1 NC Not connection, this pin should be open.
2 NC Not connection, this pin should be open.
3 NC Not connection, this pin should be open.
4 GND Ground
5 RX0- Negative LVDS differential data input. Channel 0
6 RX0+ Positive LVDS differential data input. Channel 0
7 GND Ground
8 RX1- Negative LVDS differential data input. Channel 1
9 RX1+ Positive LVDS differential data input. Channel 1
10 GND Ground
11 RX2- Negative LVDS differential data input. Channel 2
12 RX2+ Positive LVDS differential data input. Channel 2
13 GND Ground
14 RXCLK- Negative LVDS differential clock input.
15 RXCLK+ Positive LVDS differential clock input.
16 GND Ground
17 RX3- Negative LVDS differential data input. Channel 3
18 RX3+ Positive LVDS differential data input. Channel 3
19 GND Ground
20 NC Not connection, this pin should be open.
21 NC Not connection, this pin should be open.
22 NC
23 GND Ground
24 GND Ground
25 GND Ground
26 Vcc +5.0V power supply
27 Vcc +5.0V power supply
28 Vcc +5.0V power supply
29 Vcc +5.0V power supply
30 Vcc +5.0V power supply
Note (1) Connector Part No.: STM MSCKT2407P30H or equivalent.
For LCD internal use only, Do not connect
www.panelook.com
PRODUCT SPECIFICATION
5.2 LVDS DATA MAPPING TABLE
LVDS Channel 0
LVDS Channel 1
LVDS Channel 2
LVDS Channel 3
LVDS output D7 D6 D4 D3 D2 D1 D0
Data order G0 R5 R4 R3 R2 R1 R0
LVDS output D18 D15 D14 D13 D12 D9 D8
Data order B1 B0 G5 G4 G3 G2 G1
LVDS output D26 D25 D24 D22 D21 D20 D19
Data order DE NA NA B5 B4 B3 B2
LVDS output D23 D17 D16 D11 D10 D5 D27
Data order NA B7 B6 G7 G6 R7 R6
Version 2.0 10 DateΚ14 Jun 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 11
Global LCD Panel Exchange Center
5.3 COLOR DATA INPUT ASSIGNMENT
The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for
the color. The higher the binary input, the brighter the color. The table below provides the assignment of
Note (1) 0: Low Level Voltage, 1: High Level Voltage
Blue
Cyan
Magenta
Yellow
White
Red(0) / Dark
Red(1)
Red(2)
:
:
Red(253)
Red(254)
Red(255)
Green(0) / Dark
Green(1)
Green(2)
:
:
Green(253)
Green(254)
Green(255)
Blue(0) / Dark
Blue(1)
Blue(2)
:
:
Blue(253)
Blue(254)
Blue(255)
0
0
0
1
1
1
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
0
0
0
0
0
0
0
0
0
www.panelook.com
PRODUCT SPECIFICATION
Data Signal
RedGreen Blue
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
1
1
1
0
1
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
0
0
0
0
0
1
1
1
1
1
1
0
1
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
:
:
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
:
:
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
1
0
:
:
:
:
:
:
:
:
1
1
0
1
1
1
1
0
1
1
1
1
Version 2.0 11 DateΚ14 Jun 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 12
Global LCD Panel Exchange Center
6. INTERFACE TIMING
6.1 INPUT SIGNAL TIMING SPECIFICATIONS
The input signal timing specifications are shown as the following table and timing diagram.
SignalItemSymbolMin.Typ. Max.UnitNote
Frequency Fc 60 76 96 MHz Period Tc - 13.0 - ns Input cycle to
cycle jitter
Spread
spectrum
LVDS Clock
LVDS Data
Vertical Active Display Term
Horizontal Active Display Term
Note: Because this module is operated by DE only mode, Hsync and Vsync input signals are ignored.
modulation
range
Spread
spectrum
modulation
frequency
High Time Tch - 4/7 - Tc Low Time Tcl - 3/7 - Tc Setup Time Tlvs 600 - - ps
Hold Time Tlvh 600 - - ps
Frame RateFv 50 60 75 Hz Total Tv 800 806 815 Th Tv=Tvd+Tvb
Display Tvd 768 768 768 Th Blank Tvb Tv-Tvd38 Tv-Tvd Th Total Th 1500 1560 1570 Tc Th=Thd+Thb
Display Thd 1366 1366 1366 Tc Blank Thb Th-Thd194 Th-Thd Tc -
www.panelook.com
PRODUCT SPECIFICATION
- - 200 ps (1)
T
rcl
clkin_mod
F
F
Fc*98%- Fc*102% MHz
- - 200 KHz
SSM
(2)
(3)
DE
DCLK
DE
DATA
INPUT SIGNAL TIMING DIAGRAM
Th
T
C
Thb
hd
T
Version 2.0 12 DateΚ14 Jun 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 13
Global LCD Panel Exchange Center
www.panelook.com
PRODUCT SPECIFICATION
Note (1) The input clock cycle-to-cycle jitter is defined as below figures. Trcl = I T1 – TI
T1
Note (2) The SSCG (Spread spectrum clock generator) is defined as below figures.
Note (3) The LVDS timing diagram and setup/hold time is defined and showing as the following figures.
LVDS RECEIVER INTERFACE TIMING DIAGRAM
Tc
RXCLK+/-
RXn+/-
Tlvs
Tlvh
1
14
T
T
c
3
14
T
c
T
5
c
14
7
14
c
9
14
T
c
11
14
T
c
13
T
c
14
Version 2.0 13 DateΚ14 Jun 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 14
Global LCD Panel Exchange Center
www.panelook.com
PRODUCT SPECIFICATION
6.2 POWER ON/OFF SEQUENCE
To prevent a latch-up or DC operation of LCD module, the power on/off sequence should be as the
diagram below.
Power On
Power Off
Restart
- Power Supply
for LCD, Vcc
- Interface Signal
(LVDS Signal of
Transmitter), V
I
- Power for Backlight
Timing Specifications:
0.5< t1 Љ 5 msec
0 < t2 Љ 50 msec
0 < t3 Љ 50 msec
t4 Њ 500 msec
t5 Њ 450 msec
0V
0V
10%
90%
90%
t1
t2
Valid Data
t6t5
50%50%
ONOFF OFF
t7
10%
t4
t3
10%
t6 Њ 90 msec
5 t7 100 msecЉЉ
Note.
(1) The supply voltage of the external system for the module input should be the same as the definition of Vcc.
(2) When the backlight turns on before the LCD operation of the LCD turns off, the display may momentarily
become abnormal screen.
(3) In case of VCC = off level, please keep the level of input signals on the low or keep a high impedance.
(4) T4 should be measured after the module has been fully discharged between power off and on period.
(5) Interface signal shall not be kept at high impedance when the power is on.
(6)
It is not guaranteed that products are damaged which is caused by not following the Power Sequence.
(7) It is suggested that Vcc falling time follows t7 specification, else slight noise is likely to occur when LCD is
turned off (even backlight is already off).
Version 2.0 14 DateΚ14 Jun 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 15
Global LCD Panel Exchange Center
7. OPTICAL CHARACTERISTICS
7.1 TEST CONDITIONS
ItemSymbolValue Unit
Ambient Temperature Ta
Ambient Humidity Ha
Supply Voltage VCC 5.0 V
Input Signal According to typical value in "3. ELECTRICAL CHARACTERISTICS"
Inverter Current I
Inverter Driving Frequency F
7.2 OPTICAL SPECIFICATIONS
The relative measurement methods of optical characteristics are shown as below. The following items
should be measured under the test conditions described in 7.1 and stable environment shown in Note (6).
ItemSymbolConditionMin.Typ. Max.UnitNote
Red
Green
Color
Chromaticity
Blue
White
Center Transmittance T%
Contrast Ratio CR
Response Time
Transmittance uniformity δT
Horizontal
Viewing Angle
Vertical
Rcx 0.645
Rcy
Gcx 0.275
Gcy
Bcx 0.148
Bcy
Wcx 0.322
Wcy
θx+ 75 85
θY+
www.panelook.com
PRODUCT SPECIFICATION
o
25±2
50±10
L
L
7.0±0.5
55±5
0.328
θ
=0° , θY =0°
x
DMS 803
Typ -
-0.03
0.580
Typ +
0.03
0.105
0.351
θ
=0° , θY =0°
x
CS-2000, CMO BLU 7001000
T
R
T
F
θ
=0° , θY =0°
x
θ
=0° , θY =0°
x
USB-2000
5.4 6.0 - %
-
-
-
1.3 2.2 ms
3.7 5.8 ms
- -- 1.42 -
-
θ
-
x
CR≥10
USB-2000
θ
-
Y
75
70
70
85
80
80
-
-
-
C
%RH
mA
KHz
-
-
-
-
-
-
-
-
- (1), (3)
Deg.
(0),(7)
(1), (5)
(4)
(1), (8)
(1), (2)
(6)
Version 2.0 15 DateΚ14 Jun 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 16
Global LCD Panel Exchange Center
www.panelook.com
PRODUCT SPECIFICATION
7.3 Flicker Adjustment
Flicker must be finely adjusted after module assembling and aging. Please follow the instructions below.
(1) Adjustment Pattern: 2H1V checker pattern as follows.
(2) Adjustment Method:
Flicker should be adjusted by turning the volume for flicker adjustment by the ceramic driver. It is adjusted
to the point with least flickering of the whole screen. After making it surely overrun at once, it should be
adjusted to the optimum point.
Version 2.0 16 DateΚ14 Jun 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 17
Global LCD Panel Exchange Center
Note (0) Light source is the standard light source “C” which is defined by CIE and driving voltages are based
on suitable gamma voltages
Note (1) Light source is the BLU, which is supplied by CMO, and driving voltages are based on suitable gamma
voltages. White is without signal input and R, G, B are with signal input. SPEC is judged by CMO’s
golden sample
Note (2) Definition of Viewing Angle (θx, θy):
www.panelook.com
PRODUCT SPECIFICATION
Normal
θx = θy = 0º
θy-θy+
θX- = 90º
6 o’clock
θ
y- = 90º
Note (3) : Definition of Contrast Ratio (CR):
The contrast ratio can be calculated by the following expression.
Contrast Ratio (CR) = L255 / L0
L255: Luminance of gray level 255
L 0: Luminance of gray level 0
CR = CR (5)
CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (8).
x-
y-
θx−
θx+
12 o’clock direction
y+
θ
y+ = 90º
x+
θX+ = 90º
Version 2.0 17 DateΚ14 Jun 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 18
Global LCD Panel Exchange Center
Note (4) Definition of Response Time (TR, TF):
www.panelook.com
PRODUCT SPECIFICATION
100%
90%
Optical
Response
10%
0%
Gray Level 255
T
R
66.67 ms
Note (5) Definition of Transmittance (T%):
Module is without signal input.
Luminance of LCD module L(5)
Transmittance =
Luminance of backlight LBLU(5)
T
F
66.67 ms
Ϡ 100%
Gray Level 255
Time
L (X) and L
BLU(X)is corresponding to the luminance of the point X at Figure in Note (8).
Note (6) Measurement Setup:
The LCD module should be stabilized at given temperature for 20minutes to avoid abrupt
temperature change during measuring. In order to stabilize the luminance, the measurement
should be executed after lighting Backlight for 20minutes in a windless room.
LCD Module
LCD Panel
USB2000
Center of the Screen
CS-2000
Light Shield Room
500mm
(Ambient Luminance < 2 lux)
Version 2.0 18 DateΚ14 Jun 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 19
Global LCD Panel Exchange Center
Note (7) : Measurement Setup:
The LCD Panel should be stabilized at given temperature for 30 minutes to avoid abrupt temperature
change during measuring. In order to stabilize the luminance, the measurement should be executed after
light source “C” for 30 minutes in a windless room.
www.panelook.com
PRODUCT SPECIFICATION
DMS 803
Note (8) : Definition of Transmittance Variation (δT%):
Measure the transmittance at 9 points
Maximum [T%(1), T%(2), … T%(9)]
T% =
δ
Minimum [T%(1), T%(2), … T%(9)]
Horizontal Line
D
D/10
D/2
9D/10
W/10
W
Vertical Line
9W/10
W/2
1
4
789
2
5
3
X
6
: Test Point
X=1 to 9
Active Area
Version 2.0 19 DateΚ14 Jun 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 20
Global LCD Panel Exchange Center
www.panelook.com
8. PACKAGING
8.1 PACKING SPECIFICATIONS
(1) 27 open cells / 1 Box
(2) Box dimensions: 570 (L) X 450 (W) X 320 (H) mm
(3) Weight: approximately 19.1Kg (27 open cells per box)
8.2 PACKING METHOD
PRODUCT SPECIFICATION
Version 2.0 20 DateΚ14 Jun 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 21
Global LCD Panel Exchange Center
9. DEFINITION OF LABELS
9.1 CMO OPEN CELL LABEL
The barcode nameplate is pasted on each OPEN CELL as illustration for CMO internal control.