The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 3
Global LCD Panel Exchange Center
REVISION HISTORY
Version Date Page Description
3.0 Dec, 19, 2011 All Approval spec Ver.3.0 was first issued.
www.panelook.com
PRODUCT SPECIFICATION
Version 3.0 6 February 2012 3 / 29
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 4
Global LCD Panel Exchange Center
1. GENERAL DESCRIPTION
1.1 OVERVIEW
N133BGE-M42 is a 13.3” (13.3” diagonal) TFT Liquid Crystal Display module with display head
concepts and 30 pins LVDS interface. This module supports 1366 x 768 HD mode and can display
262,144 colors. The optimum viewing angle is at 6 o’clock direction.
1.2 GENERAL SPECIFICATI0NS
Item Specification Unit Note
Screen Size 13.3 diagonal
Driver Element a-si TFT active matrix - Pixel Number 1366 x R.G.B. x 768 pixel Pixel Pitch 0.2148 (H) x 0.2148 (V) mm Pixel Arrangement RGB vertical stripe - Display Colors 262,144 color Transmissive Mode Normally white - Surface Treatment Hard coating (3H), AG - Luminance, White 300 Cd/m2
Power Consumption
Note (1) The specified power consumption is under the conditions at VCCS = 3.3 V, Ta = 25 ± 2 ºC, fPWM
www.panelook.com
PRODUCT SPECIFICATION
Total 3.68W (Max.) @ cell 0.8W (Max.), BL 2
.88W (Max.)
(1)
= 200 Hz, Duty=100% and fv = 60 Hz, whereas black pattern is displayed. Without LED converter transfer
efficiency.
2. MECHANICAL SPECIFICATIONS
Item Min. Typ. Max. Unit Note
Horizontal (H) - 316 - mm
Module Size
Active Area
Weight (without A-cover and
Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.
Vertical (V)
(without cable)
Thickness (T) - NA - mm
Horizontal 293.1168 293.4168 293.7168 mm
Vertical 164.6664 164.9664 165.2664 mm
B-cover)
- 205 - mm
- - 600 g
2.1 CONNECTOR TYPE
Pin30 Pin1
(1)
Please refer Appendix Outline Drawing for detail design.
User’s connector Part No: GS12401-1011P-9H or equivalent
Version 3.0 6 February 2012 4 / 29
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 5
Global LCD Panel Exchange Center
3. ABSOLUTE MAXIMUM RATINGS
3.1 ABSOLUTE RATINGS OF ENVIRONMENT
Item Symbol
Storage Temperature TST -20 +60 ºC (1)
Operating Ambient Temperature TOP 0 +50 ºC (1), (2)
Note (1) (a) 90 %RH Max. (Ta <= 40 ºC).
(b) Wet-bulb temperature should be 39 ºC Max. (Ta > 40 ºC).
(c) No condensation.
Note (2) The temperature of panel surface should be 0 ºC min. and 60 ºC max.
Relative Humidity (%RH)
www.panelook.com
PRODUCT SPECIFICATION
Value
Min. Max.
Unit Note
100
90
80
60
Operating
40
20
10
Storage Range
Temperature (ºC)
3.2 ELECTRICAL ABSOLUTE RATINGS
3.2.1 TFT LCD MODULE
Item Symbol
Power Supply Voltage VCCS -0.3 +4.0 V
Logic Input Voltage VIN -0.3 VCCS+0.3 V
System PWM signal input for dimming
Dynamic backlight control
PWM_IN
CABC_EN
Value
Min. Max.
-0.3 5 V
-0.3 5 V (1)
Unit Note
8060-20 40 0 20 -40
(1)
Note (1) Stresses beyond those listed in above “ELECTRICAL ABSOLUTE RATINGS” may cause
permanent damage to the device. Normal operation should be restricted to the conditions
described in “ELECTRICAL CHARACTERISTICS”.
Version 3.0 6 February 2012 5 / 29
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 6
Global LCD Panel Exchange Center
4. ELECTRICAL SPECIFICATIONS
4.1 FUNCTION BLOCK DIAGRAM
LVDS Display
Data & Clock
PWM_IN
PWM_OUT
CABC_EN
Data
CLK
V
VCCS
GND
EDID
EDID
EDID
INPUT Connector
www.panelook.com
PRODUCT SPECIFICATION
SCAN DRIVER IC
TIMING CONTROLLER
TFT LCD
PANEL
DC/DC CONVERTER &
REFERENCE VOLTAGE
GENERATOR
DATA DRIVER IC
EDID
EEPROM
LED Cathode
VLED Output
4.2. INTERFACE CONNECTIONS
PIN ASSIGNMENT
Pin Symbol Description Remark
1 NC No Connection (Reserve)
2 VCCS Power Supply (3.3V typ.)
3 VCCS Power Supply (3.3V typ.)
4 VEDID DDC 3.3V power
5 BIST Panel self test Bist
6 CLKEDID DDC clock
7 DATAEDID DDC data
8 Rxin0- LVDS differential data input
9 Rxin0+ LVDS differential data input
10 VSS Ground
11 Rxin1- LVDS differential data input
12 Rxin1+ LVDS differential data input
13 VSS Ground
14 Rxin2- LVDS Differential Data Input
19 VSS Ground
20 PWM_IN System PWM signal input for dimming
21 CABC_EN CABC Enable Input
BACKLIGHT UNIT
R0-R5, G0
G1~G5, B0, B1
B2-B5,HS,VS, DE
LVDS CLK
Version 3.0 6 February 2012 6 / 29
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 7
Global LCD Panel Exchange Center
22 PWM_OUT Panel PWM signal output to system
23 NC No Connection (Reserve)
24 VLED Output LED driver output
25 VLED Output LED driver output
26 NC No Connection (Reserve)
27 LED_CA1 LED Cathode 1
28 LED_CA2 LED Cathode 2
29 LED_CA3 LED Cathode 3
30 LED_CA4 LED Cathode 4
Note (1) The first pixel is odd as shown in the following figure.
www.panelook.com
PRODUCT SPECIFICATION
1,1
(odd)
2,1
3,1
1,2
(even)
2,2
1,3
(odd)
1,4
(even)
Pitch
Pitch
Ymax,1
Note (2) The setting of CABC function are as follows.
Pin Enable Disable
CABC_EN Hi Lo or Open
Hi = High level, Lo = Low level.
1,Xmax
Ymax,
Xmax
Note (3) The I
2
C structure of CLKEDID and DATAEDID uses multiple slave device and the device
addresses are defined as follows. The EDID part is M24C02-RMC6TG and D-VCOM part is
iML7978CL.
Device Address
Component
B7 B6 B5B4B3B2B1WR
EEPROM 1 0 1 0 0 0 0 X
D-VCOM 1 0 0 1 1 1 1 X
Version 3.0 6 February 2012 7 / 29
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 8
Global LCD Panel Exchange Center
4.3 ELECTRICAL CHARACTERISTICS
4.3.1 LCD ELETRONICS SPECIFICATION
Parameter Symbol
Power Supply Voltage VCCS 3.0 3.3 3.6 V (1)-
Ripple Voltage VRP - 50 - mV (1)-
www.panelook.com
PRODUCT SPECIFICATION
Value
Unit Note
Min. Typ. Max.
CABC_EN Input Voltage
High Level V
Low Level V
High Level V
PWM Input Voltage
Low Level V
PWM Input Frequency f
High Level V
PWMO Output Voltage
Low Level V
PWM Output Frequency f
Inrush Current I
2.3 - 3.6 V
IHCABC
0 - 0.5 V
ILCABC
2.3 - 3.6 V
IHCABC
0 - 0.5 V
ILCABC
190 - 2K Hz
PWM
2.0 - 2.8 V
IHCABC
0 - 0.4 V
ILCABC
190 - 2K Hz
PWM
- - 1.5 A (1),(2)
RUSH
Mosaic - 170 190 mA (3)a
Power Supply Current
Black
lcc
- 200 230 mA (3)b
Note (1) The ambient temperature is Ta = 25 ± 2 ºC.
Note (2) I
: the maximum current when VCCS is rising
RUSH
I
: the maximum current of the first 100ms after power-on
IS
Measurement Conditions: Shown as the following figure. Test pattern: black.
+3.3V
Q1 2SK1475
VR1
R1
47K
47K
R2
1K
0.01uF
Q2
2SK1470
C2
(High to Low)
(Control Signal)
SW
+12V
C1
1uF
FUSE
C3
1uF
VCCS
(LCD Module Input)
Version 3.0 6 February 2012 8 / 29
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 9
Global LCD Panel Exchange Center
www.panelook.com
PRODUCT SPECIFICATION
Note (3) The specified power supply current is under the conditions at VCCS = 3.3 V, Ta = 25 ± 2 ºC, DC
Current and f
a. Mosaic Pattern
= 60 Hz, whereas a power dissipation check pattern below is displayed.
v
VCCS rising time is 0.5ms
b. Black Pattern
Active Area
Active Area
Version 3.0 6 February 2012 9 / 29
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 10
Global LCD Panel Exchange Center
www.panelook.com
PRODUCT SPECIFICATION
4.3.3BACKLIGHT UNIT
Ta = 25 ± 2 ºC
Parameter Symbol
LED Light Bar Power
Supply Voltage
LED Light Bar Power
Supply Current
Power Consumption PL 2.280 2.688 3.024 W (3)
LED Life Time LBL 15,000 - - Hrs (4)
Note (1) LED current is measured by utilizing a high frequency current meter as shown below :
L 25 28 30 V
V
L 91.2 96 100.8 mA
I
Min. Typ. Max.
Value
Unit Note
(1)(2)(Duty100%)
Note (2) For better LED light bar driving quality, it is recommended to utilize the adaptive boost converter with
current balancing function to drive LED light-bar.
Note (3) P
Note (4) The lifetime of LED is defined as the time when it continues to operate under the conditions at Ta = 25 ±2
= IL ×VL (Without LED converter transfer efficiency)
L
o
C and IL = 20 mA(Per EA) until the brightness becomes 50% of its original value.Љ
Light Bar Feedback
Channels
V
L, IL
LED
Light Bar
Version 3.0 6 February 2012 10 / 29
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 11
Global LCD Panel Exchange Center
|
|
4.4 LVDS INPUT SIGNAL TIMING SPECIFICATIONS
4.4.1 LVDS DC SPECIFICATIONS
www.panelook.com
PRODUCT SPECIFICATION
Parameter Symbol
Min. Typ. Max.
LVDS Differential Input High Threshold V
LVDS Differential Input Low Threshold V
LVDS Common Mode Voltage VCM 1.125 - 1.375 V (1)
LVDS Differential Input Voltage |VID| 100 - 600 mV (1)
LVDS Terminating Resistor RT - 100 - Ohm -
Note (1) The parameters of LVDS signals are defined as the following figures.
Single Ended
V
0V
CM
TH(LVDS)
-100 - - mV
TL(LVDS)
- - +100 mV
Value
Unit Note
V
CM
V
CM
VID|
(1),
=1.2V
(1)
=1.2V
Differential
4.4.2 LVDS DATA FORMAT
CLK+
Rxin2
Rxin1
Rxin0
T/7
IN20 IN19 IN18 IN17 IN16 IN15 IN14
DE B5 B4 B3 B2 Vsync Hsync
IN13 IN12 IN11 IN10 IN9 IN8 IN7
B1 G4 G3 G2 G1 B0 G5
G0 R3 R2 R1 R0
V
0V
V
IN5 IN4 IN3 IN2 IN1 IN0
R5
VID|
R4
Signal for 1 DCLK Cycle (T)
Version 1.0 6 February 2012 11 / 29
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 12
Global LCD Panel Exchange Center
4.4.3 COLOR DATA INPUT ASSIGNMENT
The brightness of each primary color (red, green and blue) is based on the 6-bit gray scale data input
for the color. The higher the binary input the brighter the color. The table below provides the assignment
of color versus data input.
Color
R5 R4 R3 R2 R1 R0 G5 G4 G3 G2 G1 G0 B5 B4 B3 B2 B1 B0
Black
Red
Green
Basic
Colors
Gray
Scale
Of
Red
Gray
Scale
Of
Green
Gray
Scale
Of
Blue
Note (1) 0: Low Level Voltage, 1: High Level Voltage
Blue
Cyan
Magenta
Yellow
White
Red(0)/Dark
Red(1)
Red(2)
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 13
Global LCD Panel Exchange Center
4.5 DISPLAY TIMING SPECIFICATIONS
The input signal timing specifications are shown as the following table and timing diagram.
Signal Item SymbolMin. Typ. Max. Unit Note
DCLK Frequency 1/Tc 50 75.4480 MHz -
Vertical Total Time TV 773 806 1008 TH -
Vertical Active Display Period TVD 768 768 768 TH -
www.panelook.com
PRODUCT SPECIFICATION
DE
Note (1) Because this module is operated by DE only mode, Hsync and Vsync are ignored.
DE
DCLK
DE
Vertical Active Blanking Period TVB TV-TVD38 TV-TVD TH -
Horizontal Total Time TH 144815601950 Tc -
Horizontal Active Display Period THD 136613661366 Tc -
Horizontal Active Blanking Period THB
INPUT SIGNAL TIMING DIAGRAM
TC
TH-THD
HD
T
194
TH-THD
Tc -
DATA
Version 1.0 6 February 2012 13 / 29
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 14
Global LCD Panel Exchange Center
4.6 POWER ON/OFF SEQUENCE
The power sequence specifications are shown as the following table and diagram.
Symbol
t1 0.5 - 10 ms
t2 0 - 50 ms
t3 0 - 50 ms
t4 500 - - ms
t5 200 - - ms
t6 200 - - ms
t7 0.5 - 10 ms
Min. Typ. Max.
Value
www.panelook.com
PRODUCT SPECIFICATION
Unit Note
- Power Supply
for LCD, VCCS
0V
Power On
90%
10%
Power Off
90%
t1
t2
- Interface Signal
(LVDS Signal of
Transmitter), V
0V
I
Valid Data
t6 t5
- LED Converter
Dimming Signal,
PWM_IN
0V
PWM Signal
Note (1) Please don’t plug or unplug the interface cable when system is turned on.
Note (2) Please avoid floating state of the interface signal during signal invalid period.
t3
t7
10%
10%
t4
Version 1.0 6 February 2012 14 / 29
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 15
Global LCD Panel Exchange Center
5. OPTICAL CHARACTERISTICS
5.1 TEST CONDITIONS
Item Symbol Value Unit
Ambient Temperature Ta
Ambient Humidity Ha
Supply Voltage VCC 3.3 V
Input Signal According to typical value in "3. ELECTRICAL CHARACTERISTICS"
LED Light Bar Input Current IL 96 mA
The measurement methods of optical characteristics are shown in Section 5.2. The following items
should be measured under the test conditions described in Section 5.1 and stable environment shown in
Note (5).
www.panelook.com
PRODUCT SPECIFICATION
o
25r2
50r10
C
%RH
5.2 OPTICAL SPECIFICATIONS
Item Symbol Condition Min. Typ. Max. UnitNote
Contrast Ratio CR 300 500 - -
Response Time
Average Luminance of White
Red
Color
Chromaticity
Green
Blue
White
Horizontal
Viewing Angle
Vertical
White Variation of 5 Points
TR - 8 12 ms
T
- 8 13 ms
F
L
AVE
Rx
Ry
Gx
Gy
Bx
By
=0q, TY =0q
T
x
Viewing Normal Angle
255 300 - cd/m
0.595
0.345
0.320
Typ –
0.03
0.565
0.155
0.139
Wx 0.313 Wy
Tx+
T
x
TY+
T
Y
GW5p
GW
13p
CRt10
-
T
=0q, TY =0q
x
0.329
40 45
40 45 15 20 40 45 -
70 80 - %
60 70 - %
Typ +
0.03
-
-
-
-
-
-
-
Deg.
(2), (5),
(3), (7)
(4), (6),
2
(1), (7)
(1), (5),
(5), (6),
(7)
(7)
(7)
(7)
Version 1.0 6 February 2012 15 / 29
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 16
Global LCD Panel Exchange Center
Note (1) Definition of Viewing Angle (Tx, Ty):
www.panelook.com
PRODUCT SPECIFICATION
Normal
Tx = Ty = 0º
TX- = 90º
x-
6 o’clock
T
y- = 90º
y-
Note (2) Definition of Contrast Ratio (CR):
The contrast ratio can be calculated by the following expression.
Contrast Ratio (CR) = L63 / L0
L63: Luminance of gray level 63
L 0: Luminance of gray level 0
CR = CR (1)
CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (6).
Ty-Ty
Tx
Tx
12 o’clock direction
y+
T
y+ = 90º
x+
TX+ = 90º
Note (3) Definition of Response Time (T
100%
90%
Optical
Response
10%
0%
T
R
66.67 ms
, TF):
R
T
F
66.67 ms
Time
Version 1.0 6 February 2012 16 / 29
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 17
Global LCD Panel Exchange Center
(
)
www.panelook.com
PRODUCT SPECIFICATION
Note (4) Definition of Average Luminance of White (L
Measure the luminance of gray level 63 at 5 points
L
= [L (1)+ L (2)+ L (3)+ L (4)+ L (5)] / 5
AVE
L (x) is corresponding to the luminance of the point X at Figure in Note (6)
Note (5) Measurement Setup:
The LCD module should be stabilized at given temperature for 20 minutes to avoid abrupt
temperature change during measuring. In order to stabilize the luminance, the measurement
should be executed after lighting Backlight for 20 minutes in a windless room.
LCD Module
LCD Panel
USB2000
or equivalent
AVE
):
CS-2000T
or equivalent
Center of the Screen
500 mm
Note (6) Definition of White Variation (GW):
Measure the luminance of gray level 63 at 5 points
GW
= {Minimum [L (1)~L (5)] / Maximum [L (1)~ L (5)]}*100%
9 ID system manufacturer name
0A ID system Product Code (LSB) 38
0B ID system Product Code (MSB) 13
0C 32-bit serial # Unused(01h for VESA, 00h for SPWG)
0D 32-bit serial # Unused(01h for VESA, 00h for SPWG)
0E 32-bit serial # Unused(01h for VESA, 00h for SPWG)
0F 32-bit serial # Unused(01h for VESA, 00h for SPWG)
10 Week of manufacture 1 - 53 (unused: 00h) : 10h fixed by CMN
Year of manufacture year - 1990(unsed:00h) : 14h (Year 2011) fixed
11
by CMN
12 Version=1
13 Revision=4
14 Vedio Input Definition
15 Active area horizontal 29.341cm 1D
16 Active area vertical 16.496cm 10
17 Display Gamma (Gamma = ”2.2”)
18 Feature support
19 Rx1, Rx0, Ry1, Ry0, Gx1, Gx0, Gy1, Gy0 98
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 26
Global LCD Panel Exchange Center
www.panelook.com
PRODUCT SPECIFICATION
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
29 Standard timing ID # 2
2A Standard timing ID # 3
2B Standard timing ID # 3
2C Standard timing ID # 4
2D Standard timing ID # 4
2E Standard timing ID # 5
2F Standard timing ID # 5
30 Standard timing ID # 6
31 Standard timing ID # 6
32 Standard timing ID # 7
33 Standard timing ID # 7
34 Standard timing ID # 8
35 Standard timing ID # 8
Detailed timing description # 1 Pixel clock (“71.01MHz”, According to
36
VESA CVT Rev1.4)
37 # 1 71.01MHz/10000 =7101=1BBD(Hex)
38 # 1 H active (“1366”)
39 # 1 H blank (“132”)
3A # 1 H active : H blank (“1366 : 132”)
3B # 1 V active (”768”)
3C # 1 V blank (”22”)
3D # 1 V active : V blank (”768 :22”)
3E # 1 H sync offset (”48”)
3F # 1 H sync pulse width ("32”)
40 # 1 V sync offset : V sync pulse width (”1 : 4”)
# 1 H sync offset : H sync pulse width : V sync offset : V sync width
41
(”48: 32 : 1 : 4”)
42 # 1 H image size (”293 mm”)
43 # 1 V image size (”164 mm”)
44 # 1 H image size : V image size ("293 : 164”)
45 # 1 H boarder (”0”)
46 # 1 V boarder (”0”)
Non-interlaced, Normal Display, Digital separate, Positive Hsync,
47
Negative Vsync
Detailed timing description # 1 Pixel clock (“47.34MHz”, According to
48
VESA CVT Rev1.4)
49 # 2 47.34MHz/10000 =4734=127E(Hex)
4A # 1 H active (“1366”)
4B # 1 H blank (“132”)
4C # 1 H active : H blank (“1366 : 132”)
4D # 1 V active (”768”)
4E # 1 V blank (”22”)
4F # 1 V active : V blank (”768 :22”)
50 # 1 H sync offset (”48”)
51 # 1 H sync pulse width ("32”)
52 # 1 V sync offset : V sync pulse width (”1 : 4”)
# 1 H sync offset : H sync pulse width : V sync offset : V sync width
53