California Micro Devices CMPWR101 Datasheet

CALIFORNIA MICRO DEVICES

T

S

ON

r

s

ubes

CMPWR101

250mA SmartORTM Regulator with V

Features

• Automatic detection of VCC input supply

• Glitch-free output during supply transitions

• Built-in hysteresis during supply selection

• 250mA output maximum load current

• Fully integrated V

• Overload current protection

• Short circuit current protection

• Operates from either V

• 8-pin SOIC package

Product Description

The California Micro Devices’ SmartORTM CMPWR101 is
a low dropout regulator that delivers up to 250mA of load
current at a fixed 3.3V output. An internal threshold level
(typically 4.1V) is used to prevent the regulator from
being operated below dropout voltage. The device
continuously monitors the input supply and will automati­cally disable the regulator when V
threshold level. When the regulator is disabled, a low
impedance, fully integrated switch is enabled which
allows the output to be directly powered from an auxil­iary 3.3V supply.

AUX

switch

or V

CC

AUX

falls below the

CC

Switch

AUX

Applications

• PCI adapter cards

• Network Interface Cards (NIC’s)

• Dual power systems

• Systems with standby capabilities

When VCC is restored to a level above the select thresh­old, the low impedance switch is disabled and the
regulator is once again enabled.

All the necessary control circuitry needed to provide a
smooth and automatic transition between the supplies
has been incorporated. This allows V
switched without loss of output voltage.

An output logic signal, DRIVE, is active LOW whenever
the internal regulator is disabled.

to be dynamically

CC

PIN DIAGRAM AND APPLICATION CIRCUI

Top View

CC

V

AUX

V

AUX

GND 5

4

CMPWR101

8-Pin SOIC

Pin Diagram

81

DRIVEV

72

V

OUT

63

V

OUT

V

NC

CC

5V

+

C

IN

1µF

+

–

Typical Application Circuit

V

V

+

V

AUX

3.3V

–

CMPWR101

DRIVE

CC

AUX

V

GND

OUT

V

OUT

3.3V

250mA

+

C

OUT

4µF

GND

TANDARD PART ORDERING INFORMATI

Package Ordering Part Numbe

Pin

8 SOIC CMPWR101S/T CMPWR101S/R CMPWR101S

Style T

Tape & Reel Part Marking

© 2001 California Micro Devices Corp. All rights reserved. SmartOR™ is a trademark of California Micro Devices Corporation.

215 Topaz Street, Milpitas, California 95035  Tel: [phone] Fax: [phone] www.calmicro.com

3/6/2001

C1660101

1

CALIFORNIA MICRO DEVICES

GS

g

Unit

)

000

O

S

Unit

CC

5 0.5

CS

)

C

UNIT

0

I

3.135

3.30

3.465

ABSOLUTE MAXIMUM RATIN

Parameter Ratin

ESD Protection (HBM

,

V

V

CC

Voltages 6.0, GND –0.5 V

OUT

Drive Logic Voltage V
V

Input Voltage 4.0, GND –0.5 V

AUX

Temperature: Storage –40 to 150
Operating Ambient 0 to 70

Operating Junction 0 to 125
Power Dissipation

(Note 1)

0.5 W

PERATING CONDITION

Parameter Range

V

AUX

Temperature (Ambient) 0 to 70

Load Current 0 to 250 mA

4.7 ± 20% µF

C

EXT

2

+ 0.5, GND –0.5 V

CC

3.3 ± 0.3 V

˚

CMPWR101

C

˚

C

˚

C

˚

C

ELECTRICAL OPERATING CHARACTERISTI

(over operating conditions unless specified otherwise

Symbol Parameter

Regulator Output Voltage

OUT

I

Regulator Current Limit 275 mA

LIM

V

CCSEL

V

CCDES

V

CCHYST

V

R LOAD

V

R LINE

R

SWITCH

VCC Pin Reverse Leakage V

I

RCC

I

RAUX

Ground Current VCC < V

I

GND

Select Voltage Regulator Enabled 4.30 4.45 V

Deselect Voltage Regulator Disabled 3.90 4.10 V

Hysteresis Voltage

Load Regulation V

(Note 2)

Line Regulation VCC = 4.5V to 5.5V, I

Auxiliary Switch Resistance V

V

Pin Reverse Leakage V

AUX

V

V

V

I

AUX

Supply Current V

AUX

V

Drive Pull-up Resistance R

R

OH

Drive Pull-down Resistance R

R

OL

Note 1: The power rating is based on a printed circuit board heat spreading capability equivalent to 2 square inches of copper connected to

Note 2: The hysteresis defines the maximum level of acceptable disturbance on V

the GND pins. Typical multi-layer boards using power plane construction will provide this heat spreading ability without the need for
additional dedicated copper area. (Please consult with factory for thermal evaluation assistance).

source impedance be kept below 0.25Ω to ensure the switching disturbance remains below the hysteresis during select/deselect
transitions. An input capacitor may be required to help minimize the switching transient.

mA <

Hysteresis 0.20 V

= 5V, I

CC

CCDES

AUX

AUX

CC

CC

AUX

CC

PULLUP

PULLDOWN

onditions

< 250mA

LOAD

= 5 to 250mA 20 mV

LOAD

= 5mA 2 mV

LOAD

> VCC, V

= 3.3V 0.25 0.4 Ω

AUX

= 3.3V, VCC = 0V 2 50 µA

= 0V, VCC = 5V 2 50 µA

, I

= 0mA 0.2 0.4 mA

LOAD

, I

= 0mA 0.6 1.0 mA

LOAD

, I

= 250mA 0.7 1.2 mA

LOAD

> V

> V

CCDES

CCSEL

CCSEL

> VCC 0.2 0.4 mA

> V

0.02 0.1 mA

AUX

,

to V

VCC > V

CC

to GND, V

4.0 8.0 kΩ

CCSEL

> VCC 0.1 0.4 kΩ

CCDES

during switching. It is recommended that the V

CC

CC

©2001 California Micro Devices Corp. All rights reserved. SmartOR™ is a trademark of California Micro Devices Corporation.

215 Topaz Street, Milpitas, California 95035  Tel: [phone] Fax: [phone] www.calmicro.com

2

3/6/2001