A4(210 X 297) B20 10 - 8 00 2 -O (3/3)
PRODUCT GROUP
REV ISSUE DATE
TFT LCD
P0 2012.02.15
SPEC. NUMBER
S8XX-XXXX
SPEC. TITLE
HV460WU2-200 Preliminary Product Specification
PAGE
of 24
8
4.0 INTERFACE CONNECTION
4.0 INTERFACE CONNECTION
4.0 INTERFACE CONNECTION
4.0 INTERFACE CONNECTION
4.1 Module Input Signal & Power
- Connector : IS100-L30B-C23 (Manufactured by UJU) or Equivalent.
< Table 4. Open Cell Input Connector Pin Configuration >
Pin No
Pin No
Pin No
Pin No
Symbol
Symbol
Symbol
Symbol Description
Description
Description
Description
Pin No
Pin No
Pin No
Pin No
Symbol
Symbol
Symbol
Symbol Description
Description
Description
Description
1 NC No Connection 21 GND Ground
2 SDA I2C Data 22 CH1[3]-
First pixel negative LVDS differe
ntial data input. Pair3
3 SCL I2C Clock 23 CH1[3]+
First pixel positive LVDS differe
ntial data input. Pair3
4 NC Not Connected 24 CH1[4]-/NC
First pixel negative LVDS differe
ntial data input. Pair4
5 NC Not Connected 25 CH1[4]+/NC
First pixel positive LVDS differe
ntial data input. Pair4
6 NC Not Connected 26 NC Not Connected
7 SELLVDS
High : JEIDA
Low or Open:NS
27 NC Not Connected
8 NC Not Connected 28 CH2[0]-
Second pixel negative LVDS diff
erential data input. Pair0
9 NC Not Connected 29 CH2[0]+
Second pixel positive LVDS diff
erential data input. Pair0
10 NC Not Connected 30 CH2[1]-
Second pixel negative LVDS diff
erential data input. Pair1
11 GND Ground 31 CH2[1]+
Second pixel positive LVDS diff
erential data input. Pair1
12 CH1[0]-
First pixel negative LVDS differe
ntial data input. Pair0
32 CH2[2]-
Second pixel negative LVDS diff
erential data input. Pair2
13 CH1[0]+
First pixel positive LVDS differe
ntial data input. Pair0
33 CH2[2]+
Second pixel positive LVDS diff
erential data input. Pair2
14 CH1[1]-
First pixel negative LVDS differe
ntial data input. Pair1
34 GND Ground
15 CH1[1]+
First pixel positive LVDS differe
ntial data input. Pair1
35 CH2CLK- First pixel negative LVDS clock
16 CH1[2]-
First pixel negative LVDS differe
ntial data input. Pair2
36 CH2CLK+ First pixel positive LVDS clock
17 CH1[2]+
First pixel positive LVDS differe
ntial data input. Pair2
37 GND Ground
18 GND Ground 38 CH2[3]-
Second pixel negative LVDS diff
erential data input. Pair3
19 CH1CLK- First pixel negative LVDS clock 39 CH2[3]+
Second pixel positive LVDS diff
erential data input. Pair3
20 CH1CLK+ First pixel positive LVDS clock