How it Works
Benq
Loading...
R23
Service Manual
32 pgs1.59 Mb0

Benq R23, MITAC 8889 Schematics REV 0.2Sec.pdf

8
hexainf@hotmail.com
7
6
5
4
3
2
1
MODEL : 8889 Revision 02
Contexts
Title
COVER SHEET
D D
System Block Diagram Power Block Diagram CPU-K8 (1/2) CPU-K8 (2/2) VIA K8N800 (1/2) VIA K8N800 (2/2) DDR_SODIMM (1/2) DDR_SODIMM (2/2) Clock Generator/Buffer LVDS Transmitter VT1634 Display CRT / LCD TV Encoder VT1623M VT8235CE (1/3) VT8235CE (2/3)
C C
VT8235CE (3/3) IDE INTERFACE USB ENE CB1410 LAN (VT6103) & MDC MiNi-PCI Audio CODEC ALC655 / AMP TPA0212 KBC (W83L950D) BIOS / TP / HOLE ADP IN & BATT IN +5V,+3V +2.5V,+1.25VS +5VS,+3VS,+2.5VS,+1.5VS,+2.5VDDA,+1.2VLDTA +CPU_CORE
B B
Charger History
Page
1 2 3 4 5 6 7 8
9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
IDSEL
IDSEL
BUS MASTER
-REQ0/-GNT0
-REQ1/-GNT1
-REQ2/-GNT2
-REQ3/-GNT3
POWER STATES
STATE
SIGNAL
VOTAGE
SUSB# SUSC#
ADP BATTERY +5VA +5V O
+5VSB
POWER ON
HIGH-
- LOW
HIGH
OO
+12V
O
O +3.3V O +5V
O
O
+3VSB O XO+3.3V
+3V +2.5V +1.25V +1.25V
+5VS
+3VS
+2.5VS +2.5V +2.5VDDA +2.5V +1.5VS +1.5V
+3.3V +2.5V
+5V
O
O
O
O
O
O
OXXX
O
+1.2VLDTA +1.2V O XXX
AD20 AD21
REQ/GNT
+CPU_CORE
CHIP CardBus MiniPCI
CHIP
CardBus
MINI PCI
+1.2V
O
STR (S3)
LOW HIGH
OO
O
O O O
X
X
X
X
X
I2C / SMB Address
DEVICE
DIMM1 G781
STD (S4)
LOW
MEC-OFF (S5)
LOW
REMARK
LOW
O+19V
O
O O O+3VA O
O
O
X O
XXO+5V O+5V X X X
X
X
X
X
X
WRITE ADDRESS READ ADDRESS
D2CLK GEN A0DIMM0 A2 98
X
X
X
X
X+3.3V
X
X
X
D3 A1 A3 99
+3VA
+CPU_CORE
+5V
+5VS
+3VSB
+3V
+3VS
+2.5VSB
+2.5V
+2.5VS
+1.5VS
+1.25V
+1.2VLDT
VT8235 5uA W83L950D
CPU
USB PORT * 4
MIMIPCI CP2211
CRT HDD ODD MINIPCI MDC TPA0212 ALC655 50mA
VT8235
CB1410
VT6103L MIMIPCI
CP2211 K8N800 CLK_GEN LCDVCC VT8235 CB1410 ALC655 LPC BIOS ROM VT6103L MIMIPCI W83L950D
VT8235 CPU
DDR_DIMM
VT8235
K8N800
DDR_DIMM
K8N800
20mA 30A
2A
300mA
1A 1A
1.5A
1.8A 100mA 500mA 1A
160mA
200mA
130mA 380mA
1A 400mA 360mA
1A 15mA 15mA 200mA 15mA 10mA 430mA 20mA
400mA 44mAVT1634
1A
1A
200mA 500mACPU
6mA 3A
4A
Board Stackup-up
COMP
PCIINT
PCIINT
DRAW DESIGN CHECK ISSUED
A A
INTA# INTB# CardBus INTC# INTD# INTE#
CHIP
VGA
MiniPCI MiniPCI
GND IN-1 IN-2/GND POWER IN-3 GND SOLDER
8
Title
COVER SHEET
Size
Document Number
7
6
5
4
3
2
Date: Sheet
316685200002
1
Rev
130Monday, August 23, 2004
R02
of
8
7
6
5
4
3
2
1
8889 SYSTEM BLOCK DIAGRAM
200 Pin DDR SO-DIMM Socket*2
DDR SO-DIMM
D D
AMD Mobile K8
CPU
uFCBGA 754 pin
DDR SDRAM PC2100/PC2700/PC3200
Memory Bus 266/333/400MHz
TV-OUT
C C
TFT LCD
VT1623M
TV Encoder
VT1634
LVDS Transmitter
VIA K8N800
Mini-PCI socket
Hyper Transport
N B
BGA 587 pin
Type III A
124pin
PCI interface
IC CARD
B B
ENE CB1410
Socket Type II X 1
PCMCIA
PQFP 144
CP2211
Power Switch
SSOP 16
Primery EIDE (HDD)
Secondary EIDE (DVD COMBO /DVD-R/RW)
CRT
E-IDE
Cover Switch
KeyBoard 26PIN
USB 2.0
V-Link interface
VT 8235 CE
S B
BGA 539 pin
LPC interface
BIOS
PLCC 32
MII interface
AC' link
VT6103L
SSOP 48
MDC
ALC655
Audio Codec
PQFP 48
TPA0212
Audio Amplifier
TSSOP 28
RJ45
RJ11
External Microphone
External Speaker
Internal Speaker
8 OHM 1W
A A
Touch PAD
TQFP100
Power Button
W83L950D
Fan
8
7
6
5
4
3
2
Title
System Block DIAGRAM
Size
Document Number
Date: Sheet of
316685200002
230Monday, August 23, 2004
1
Rev
R02
8
hexainf@hotmail.com
7
6
5
4
3
2
1
POWER BLOCK DIAGRAM OF THE 8889
LDO
D D
Diode
LP2951-02BM
PWR_ON
+5VA
LDO
TC55RP3302EMB
Protector
3.3V&5V
DC to DC Convertor
LTC3728L
ADAPTOR
Self- discharge SWITCH
I_Limit Rsense
Diode Protector
learning
C C
Discharge
Battery Pack
Adaptor / Battery Change Switch
DVMAIN
+2.5VSB
DC to DC Convertor
SC1470
Charge
B B
+3VA
MAINPWR
SUSC#
+3VSB
+5VSB
+2.5VSB
MOSFET
SI4778CY
MOSFET
SI4778CY
MOSFET
SI4778CY
MOSFET
SI4778CY
MOSFET
SI4778CY
MOSFET
SI4778CY
+3VS
+5VS
+2.5VS
PG_CPU_CORE
PG_2.5VDDA
+3V
+5V
+2.5V
+1.2VLDTA
LDO
AME8824
+VCC_CORE
Vcc Core
DC to DC Convertor
MAX1937
+2.5VDDA
LDO
AME8804AEEY
+1.5VS
LDO
G965
+1.25V
LDO
LP2996
ADINP
High Low
Choke
Rsense
Side
W83L950D
ADINP_2
Li-ovp
Charging current sense
ADINP_1
A A
A/D
D/A(but on/off only)
8
I_LIMIT ADEN#
CHG_ON
7
6
PWM Charge IC MAX1772
Charging current sense
CC setting by SUSC# SUSC# L: Ichg=2A SUSC# H: Ichg=1A
5
Diode Protector
Title
Power Block Diagram
Size
Document Number
4
3
2
Date: Sheet
316685200002
1
Rev
330Monday, August 23, 2004
R02
of
CPU-K8(1/2)
5
4
3
2
1
AJ21 AH21
B23 A23
A24 AH17 AE19 AH19 AJ19 AJ28
A28
AD27 AD29 AB27 AB29
Y29
V27
V29
T27 AD25 AC27 AB25 AA27 W27
V25
U27
T25 AD28
AC29 AB28 AA29 W29
V28
U29
T28 AC25 AC26 AA25 AA26 W26
U25
U26
R25
N26
L25
L26
J25
G25
G26
E25
E26
N29
M28
L29
K28
H28
G29
F28
E29
N27
M25
L27
K25
H25
G27
F25
E27
P29
M27
M29
K27
H27
H29
F27
F29
U507A
CLKIN_H CLKIN_L CORE_SENSE COREFB_H COREFB_L DBRDY DBREQ_L FBCLKOUT_H FBCLKOUT_L KEY0 KEY1
L0_CADIN_H[0] L0_CADIN_H[1] L0_CADIN_H[2] L0_CADIN_H[3] L0_CADIN_H[4] L0_CADIN_H[5] L0_CADIN_H[6] L0_CADIN_H[7] L0_CADIN_H[8] L0_CADIN_H[9] L0_CADIN_H[10] L0_CADIN_H[11] L0_CADIN_H[12] L0_CADIN_H[13] L0_CADIN_H[14] L0_CADIN_H[15]
L0_CADIN_L[0] L0_CADIN_L[1] L0_CADIN_L[2] L0_CADIN_L[3] L0_CADIN_L[4] L0_CADIN_L[5] L0_CADIN_L[6] L0_CADIN_L[7] L0_CADIN_L[8] L0_CADIN_L[9] L0_CADIN_L[10] L0_CADIN_L[11] L0_CADIN_L[12] L0_CADIN_L[13] L0_CADIN_L[14] L0_CADIN_L[15]
L0_CADOUT_H[15] L0_CADOUT_H[14] L0_CADOUT_H[13] L0_CADOUT_H[12] L0_CADOUT_H[11] L0_CADOUT_H[10] L0_CADOUT_H[9] L0_CADOUT_H[8] L0_CADOUT_H[7] L0_CADOUT_H[6] L0_CADOUT_H[5] L0_CADOUT_H[4] L0_CADOUT_H[3] L0_CADOUT_H[2] L0_CADOUT_H[1] L0_CADOUT_H[0]
L0_CADOUT_L[15] L0_CADOUT_L[14] L0_CADOUT_L[13] L0_CADOUT_L[12] L0_CADOUT_L[11] L0_CADOUT_L[10] L0_CADOUT_L[9] L0_CADOUT_L[8] L0_CADOUT_L[7] L0_CADOUT_L[6] L0_CADOUT_L[5] L0_CADOUT_L[4] L0_CADOUT_L[3] L0_CADOUT_L[2] L0_CADOUT_L[1] L0_CADOUT_L[0]
CLAWHAMMER
BGA754_SKT 291000617542 BGA754_SKT
NB_LDTRST#[6]
PCI_RESET#[7,13,14,17,19,21,23,24]
12
NB_LDTRST#
C164
0.1U
0402 10% 16V
L0_CLKIN_H[0] L0_CLKIN_H[1] L0_CLKIN_L[0]
L0_CLKIN_L[1] L0_CLKOUT_H[0] L0_CLKOUT_H[1] L0_CLKOUT_L[0] L0_CLKOUT_L[1]
L0_CTLIN_H[0]
L0_CTLIN_H[1]
L0_CTLIN_L[0]
L0_CTLIN_L[1] L0_CTLOUT_H[0] L0_CTLOUT_H[1]
L0_CTLOUT_L[0] L0_CTLOUT_L[1]
LDTSTOP_L
THERMTRIP_L
THERMDC THERMDA
R110 0/NA
1 2
12
R147 100
0402 1%
12
R148 100
0402 1%
CPUCK+ CPUCK-
TP22
1
COREFB_H[29]
D D
C C
B B
Demo circuit 44.2 Ohm
34.8 Ohm for unbuffered DIMMS
A A
resistor must no more than 1000mil from processor and 5mils trace and 10mil spacing
COREFB_L[29]
width:20/8/5/8/20 R345 must be <1" from CPU
L0_CADIN_H[0..15][6]
L0_CADIN_L[0..15][6]
L0_CADOUT_H[0..15][6]
L0_CADOUT_L[0..15][6]
MEMZN
MEMZP
L0_REF1
L0_REF0
L0_CADIN_H[0..15]
L0_CADIN_L[0..15]
L0_CADOUT_H[0..15]
L0_CADOUT_L[0..15]
34.8
1%
1 2
34.8
1%
1 2
44.2
1%
1 2
44.2
1%
1 2
C88 1000P
1 2
C89 1000P
1 2
5
R561 80.6
0603 1%
R154
0603
R153
0603
R95
0603
R96
0603
REFB_H REFB_L DBRDY DBREQ#
12
L0_CADIN_H0 L0_CADIN_H1 L0_CADIN_H2 L0_CADIN_H3 L0_CADIN_H4 L0_CADIN_H5 L0_CADIN_H6 L0_CADIN_H7 L0_CADIN_H8 L0_CADIN_H9 L0_CADIN_H10 L0_CADIN_H11 L0_CADIN_H12 L0_CADIN_H13 L0_CADIN_H14 L0_CADIN_H15
L0_CADIN_L0 L0_CADIN_L1 L0_CADIN_L2 L0_CADIN_L3 L0_CADIN_L4 L0_CADIN_L5 L0_CADIN_L6 L0_CADIN_L7 L0_CADIN_L8 L0_CADIN_L9 L0_CADIN_L10 L0_CADIN_L11 L0_CADIN_L12 L0_CADIN_L13 L0_CADIN_L14 L0_CADIN_L15
L0_CADOUT_H15 L0_CADOUT_H14 L0_CADOUT_H13 L0_CADOUT_H12 L0_CADOUT_H11 L0_CADOUT_H10 L0_CADOUT_H9 L0_CADOUT_H8 L0_CADOUT_H7 L0_CADOUT_H6 L0_CADOUT_H5 L0_CADOUT_H4 L0_CADOUT_H3 L0_CADOUT_H2 L0_CADOUT_H1 L0_CADOUT_H0
L0_CADOUT_L15 L0_CADOUT_L14 L0_CADOUT_L13 L0_CADOUT_L12 L0_CADOUT_L11 L0_CADOUT_L10 L0_CADOUT_L9 L0_CADOUT_L8 L0_CADOUT_L7 L0_CADOUT_L6 L0_CADOUT_L5 L0_CADOUT_L4 L0_CADOUT_L3 L0_CADOUT_L2 L0_CADOUT_L1 L0_CADOUT_L0
+2.5V
GND
+1.2VLDTB +2.5V
0402 50V 10%
0402 50V 10%
GND
L0_REF0 L0_REF1
NC_A19 NC_A25 NC_AA2
NC_AA3 NC_AE21 NC_AE22 NC_AE23 NC_AE24
NC_AE9 NC_AF18 NC_AF21 NC_AF22 NC_AF23 NC_AF24 NC_AG17 NC_AG18
NC_AG2 NC_AG4 NC_AG6 NC_AG7 NC_AG9
NC_AH1 NC_AH18 NC_AH23 NC_AJ18 NC_AJ23
NC_B13
NC_B18
NC_B19
NC_B7
NC_C1 NC_C12 NC_C15 NC_C18 NC_C19 NC_C20 NC_C21 NC_C22 NC_C23 NC_C24
NC_C3
NC_C6
NC_C9 NC_D12 NC_D18 NC_D20 NC_D22
NC_D3 NC_E13 NC_E14
NC_F3
NC_J3
NC_K1
NC_R2
NC_R3
RESET_L
PWROK TRST_L
0402
12
12
Y27 Y25 Y28 W25 J29 J26 K29 J27 T29 R27 R29 R26 P28 N25 P27 P25
AE26 AF27 AJ27
A19 A25 AA2 AA3 AE21 AE22 AE23 AE24 AE9 AF18 AF21 AF22 AF23 AF24 AG17 AG18 AG2 AG4 AG6 AG7 AG9 AH1 AH18 AH23 AJ18 AJ23 B13 B18 B19 B7 C1 C12 C15 C18 C19 C20 C21 C22 C23 C24 C3 C6 C9 D12 D18 D20 D22 D3 E13 E14 F3 J3 K1 R2 R3
AF20 AE18 B21 E20
TMS
A20 A27 A26 A22
TDO
A21
TDI
E17
TCK
+2.5VS
G
S
Q7 2N7002
C135
0.01U
0402 10%
25V
C134
0.01U
0402 10%
25V
L0_CLKIN_H0 L0_CLKIN_H1 L0_CLKIN_L0 L0_CLKIN_L1 L0_CLKOUT_H0 L0_CLKOUT_H1 L0_CLKOUT_L0 L0_CLKOUT_L1 L0_CTLIN_H0 L0_CTLIN_H1 L0_CTLIN_L0 L0_CTLIN_L1 L0_CTLOUT_H0 L0_CTLOUT_H1 L0_CTLOUT_L0 L0_CTLOUT_L1
L0_REF0 L0_REF1
R112 0/NA 0402 R109
BRN#
1
R111 0 0402
1 2
1
NC_AG17
1
1
BPSCLK­NC_AJ18 BPSCLK+
SCANSHENA
1
1
SINCHN SCANSHENB
SCANCLK2
1
SCANEN SCANCLK1
1
1
CPU_RESET# TRST#
TMS CPU_THERMTRIP# CPU_THERMDC CPU_THERMDA TDO TDI TCK
+2.5VS
U8
1 2
3 5
AHC1G08DBV/NA
SOT25
GND
DS
D
R0A
Close to CPU
12
C129 1U
0402 +/-10%
6.3V
GND
4
1 2 1 2
0
R121 1K/NA 0402
TP19
R124 1K/NA 0402 R120 1K/NA 0402
TP17 TP18
TP24
PIN C12-RESERVE MEMADDA14
TP31 TP28
D12-RESERVE MEMADDB14
TP30
E13-RESERVE MEMADDA15
TP27 TP29
PIN E14-RESERVE MEMADDB15
4
+1.25VSREF_CLAW
12
C133
0.1U
0402 10% 16V
L0_CLKIN_H0 [6] L0_CLKIN_H1 [6] L0_CLKIN_L0 [6] L0_CLKIN_L1 [6] L0_CLKOUT_H0 [6] L0_CLKOUT_H1 [6] L0_CLKOUT_L0 [6] L0_CLKOUT_L1 [6] L0_CTLIN_H0 [6]
L0_CTLIN_L0 [6] L0_CTLOUT_H0 [6] L0_CTLOUT_L0 [6]
LDTSTOP# LDTSTOP_NB#
0402
For REV. Ax only
1 2
R125 1K/NA 0402
1 2 1 2 1 2
R116 0/NA
1 2
R117 0
1 2
CPU_THERMTRIP# [23] CPU_THERMDC [23] CPU_THERMDA [23]
CPU_RESET#
12
C131 1000P
0402 10% 50V
GND
1 1
0402 0402
TP21 TP20
LDTSTOP# [16] LDTSTOP_NB# [6]
GND
CPU_PGD
CPU_RESET# [24]
+2.5V
CPU_PGD [7,23] NB_PWROK [7,15,23]
DBREQ# DBRDY TCK TMS TDI TRST# TDO
For AMD Recommend
R166 10K
1 2
0402 5%
R272 10K
1 2
0402 5%
GND
+2.5V
R273 10K
1 2
0402 5%
R274 10K
1 2
0402 5%
HDT USE
+2.5V
MEMADD_A[0..13][8,9]
MEMADD_B[0..13][8,9]
R02 R0A
DDR_CLK0
DDR_CLK1
DDR_CLK0#
DDR_CLK1#
12
12
12
R127
R126
R565
680/NA
680/NA
680/NA
0402
0402
0402
12
12
12
R159
R133
R132
680/NA
680/NA
680/NA
0402
0402
0402
3
+2.5VS
12
R123 680/NA
0402
MEMADD_A[0..13]
MEMADD_B[0..13]
DDR_BAA0[8,9] DDR_BAA1[8,9] DDR_BAB0[8,9] DDR_BAB1[8,9]
DDR_CASA#[8,9] DDR_CASB#[8,9]
CPU_CKEA[8] CPU_CKEB[8] DDR_CLK0[9] DDR_CLK1[9]
DDR_CLK4[9] DDR_CLK5[9] DDR_CLK6[9] DDR_CLK7[9]
DDR_CLK0#[9] DDR_CLK1#[9]
DDR_CLK4#[9] DDR_CLK5#[9] DDR_CLK6#[9] DDR_CLK7#[9]
CPU_CS3#[8,9] CPU_CS2#[8,9] CPU_CS1#[8,9] CPU_CS0#[8,9]
DDR_RASA#[8,9] DDR_RASB#[8,9]
+1.25VSREF_CLAW
DDR_WEA#[8,9] DDR_WEB#[8,9]
+2.5V
GND
TP34 TP32
TP35 TP33
12
12
11
11
10
10
9
9
8
8
7
7
6
6
5
5
4
4
3
3
2
2
1
1
J7
CONN_ELCO6239_12 291000151201
FPC/FFC-12P/NA
6239-012-001-800
MEMADD_A0 MEMADD_A1 MEMADD_A2 MEMADD_A3 MEMADD_A4 MEMADD_A5 MEMADD_A6 MEMADD_A7 MEMADD_A8 MEMADD_A9 MEMADD_A10 MEMADD_A11 MEMADD_A12 MEMADD_A13
MEMADD_B0 MEMADD_B1 MEMADD_B2 MEMADD_B3 MEMADD_B4 MEMADD_B5 MEMADD_B6 MEMADD_B7 MEMADD_B8 MEMADD_B9 MEMADD_B10 MEMADD_B11 MEMADD_B12 MEMADD_B13
DDR_BAA0 DDR_BAA1 DDR_BAB0 DDR_BAB1
DDR_CASA# DDR_CASB#
CPU_CKEA CPU_CKEB DDR_CLK0 DDR_CLK1 DDR_CLK2
1
DDR_CLK3
1
DDR_CLK4 DDR_CLK5 DDR_CLK6 DDR_CLK7
DDR_CLK0# DDR_CLK1# DDR_CLK2#
1
DDR_CLK3#
1
DDR_CLK4# DDR_CLK5# DDR_CLK6# DDR_CLK7#
CPU_CS3# CPU_CS2# CPU_CS1# CPU_CS0#
DDR_RASA# DDR_RASB#
DDR_WEA# DDR_WEB# MEMZN MEMZP
N5 T3 T5 V5 Y3
AB4
Y5 AD3 AB5 AE5
M5 AF3 AE6 E10
M3
T4
U5
W5
Y4 AB3 AA5 AD4 AC5 AD5
M4 AF4 AF6
E9 H3
K3 J5 L5
D4 F5
U2 U1 P1 N2 V1 U3 N1 N3
AE8 AE7
P3 R5 K5 V3
AF10
AF8 E12 D10
P4 P5 K4 V4
AE10
AG8 E11 C10
D8 C8 E8 E7 D6 E6 C4 E5
H5
H4 AG10 AG12
G5
F4
D14 C14
CPU_THERMTRIP# LDTSTOP# LDTSTOP_NB# CPU_RESET# NB_PWROK
SINCHN BRN#
BPSCLK+ BPSCLK-
NC_AJ18 NC_AG17 SCANEN SCANSHENA SCANSHENB SCANCLK1 SCANCLK2
U507B
MEMADDA[0] MEMADDA[1] MEMADDA[2] MEMADDA[3] MEMADDA[4] MEMADDA[5] MEMADDA[6] MEMADDA[7] MEMADDA[8] MEMADDA[9] MEMADDA[10] MEMADDA[11] MEMADDA[12] MEMADDA[13]
MEMADDB[0] MEMADDB[1] MEMADDB[2] MEMADDB[3] MEMADDB[4] MEMADDB[5] MEMADDB[6] MEMADDB[7] MEMADDB[8] MEMADDB[9] MEMADDB[10] MEMADDB[11] MEMADDB[12] MEMADDB[13]
MEMBANKA[0] MEMBANKA[1] MEMBANKB[0] MEMBANKB[1]
MEMCASA_L MEMCASB_L
MEMCHECK[0] MEMCHECK[1] MEMCHECK[2] MEMCHECK[3] MEMCHECK[4] MEMCHECK[5] MEMCHECK[6] MEMCHECK[7]
MEMCKEA MEMCKEB MEMCLK_H[0] MEMCLK_H[1] MEMCLK_H[2] MEMCLK_H[3] MEMCLK_H[4] MEMCLK_H[5] MEMCLK_H[6] MEMCLK_H[7]
MEMCLK_L[0] MEMCLK_L[1] MEMCLK_L[2] MEMCLK_L[3] MEMCLK_L[4] MEMCLK_L[5] MEMCLK_L[6] MEMCLK_L[7]
MEMCS_L[7] MEMCS_L[6] MEMCS_L[5] MEMCS_L[4] MEMCS_L[3] MEMCS_L[2] MEMCS_L[1] MEMCS_L[0]
MEMRASA_L MEMRASB_L MEMRESET_L MEMVEF1 MEMWEA_L MEMWEB_L MEMZN MEMZP
CLAWHAMMER
BGA754_SKT
R156 680 0402
1 2
R115 680 0402
1 2
R113 680 0402
1 2
R122 680 0402
1 2
R114 680 0402
1 2
R128 680 0402
1 2
R157 680 0402
1 2
R119 820 0402
1 2
R118 820 0402
1 2
R566 680 0402
1 2
R149 680 0402
1 2
R155 680 0402
1 2
R158 680 0402
1 2
R131 680 0402
1 2
R130 680 0402
1 2
R129 680 0402
1 2
2
MEMDATA[0] MEMDATA[1] MEMDATA[2] MEMDATA[3] MEMDATA[4] MEMDATA[5] MEMDATA[6] MEMDATA[7] MEMDATA[8]
MEMDATA[9] MEMDATA[10] MEMDATA[11] MEMDATA[12] MEMDATA[13] MEMDATA[14] MEMDATA[15] MEMDATA[16] MEMDATA[17] MEMDATA[18] MEMDATA[19] MEMDATA[20] MEMDATA[21] MEMDATA[22] MEMDATA[23] MEMDATA[24] MEMDATA[25] MEMDATA[26] MEMDATA[27] MEMDATA[28] MEMDATA[29] MEMDATA[30] MEMDATA[31] MEMDATA[32] MEMDATA[33] MEMDATA[34] MEMDATA[35] MEMDATA[36] MEMDATA[37] MEMDATA[38] MEMDATA[39] MEMDATA[40] MEMDATA[41] MEMDATA[42] MEMDATA[43] MEMDATA[44] MEMDATA[45] MEMDATA[46] MEMDATA[47] MEMDATA[48] MEMDATA[49] MEMDATA[50] MEMDATA[51] MEMDATA[52] MEMDATA[53] MEMDATA[54] MEMDATA[55] MEMDATA[56] MEMDATA[57] MEMDATA[58] MEMDATA[59] MEMDATA[60] MEMDATA[61] MEMDATA[62] MEMDATA[63]
MEMDQS[0] MEMDQS[1] MEMDQS[2] MEMDQS[3] MEMDQS[4] MEMDQS[5] MEMDQS[6] MEMDQS[7] MEMDQS[8]
MEMDQS[9] MEMDQS[10] MEMDQS[11] MEMDQS[12] MEMDQS[13] MEMDQS[14] MEMDQS[15] MEMDQS[16] MEMDQS[17]
+2.5VS
+2.5VS
+2.5V
GND
AJ16 AJ14 AJ12 AG11 AJ15 AH15 AJ11 AH11 AJ10 AJ9 AH5 AG5 AH9 AJ7 AJ6 AJ5 AJ3 AH3 AF1 AE2 AJ4 AG3 AE3 AE1 AD1 AC2 Y1 W2 AC3 AC1 W3 W1 M1 L2 J2 G3 L1 L3 G1 G2 F1 E3 B3 A3 E1 E2 A4 C5 B5 A5 A9 C11 A6 C7 B9 A10 A11 C13 A15 A17 B11 A12 B15 A16
AJ13 AJ8 AJ2 AB1 J1 D1 A8 A14 T1 AH13 AH7 AG1 AA1 H1 C2 A7 A13 R1
GND
CPU_MD0 CPU_MD1 CPU_MD2 CPU_MD3 CPU_MD4 CPU_MD5 CPU_MD6 CPU_MD7 CPU_MD8 CPU_MD9 CPU_MD10 CPU_MD11 CPU_MD12 CPU_MD13 CPU_MD14 CPU_MD15 CPU_MD16 CPU_MD17 CPU_MD18 CPU_MD19 CPU_MD20 CPU_MD21 CPU_MD22 CPU_MD23 CPU_MD24 CPU_MD25 CPU_MD26 CPU_MD27 CPU_MD28 CPU_MD29 CPU_MD30 CPU_MD31 CPU_MD32 CPU_MD33 CPU_MD34 CPU_MD35 CPU_MD36 CPU_MD37 CPU_MD38 CPU_MD39 CPU_MD40 CPU_MD41 CPU_MD42 CPU_MD43 CPU_MD44 CPU_MD45 CPU_MD46 CPU_MD47 CPU_MD48 CPU_MD49 CPU_MD50 CPU_MD51 CPU_MD52 CPU_MD53 CPU_MD54 CPU_MD55 CPU_MD56 CPU_MD57 CPU_MD58 CPU_MD59 CPU_MD60 CPU_MD61 CPU_MD62 CPU_MD63
CPU_DQS0 CPU_DQS1 CPU_DQS2 CPU_DQS3 CPU_DQS4 CPU_DQS5 CPU_DQS6 CPU_DQS7
CPU_DQM0 CPU_DQM1 CPU_DQM2 CPU_DQM3 CPU_DQM4 CPU_DQM5 CPU_DQM6 CPU_DQM7
CPU_MD[0..63]
CPU_MD[0..63] [8]
DDR_CLK5
DDR_CLK5#
DDR_CLK7
DDR_CLK7#
CPU_DQS[0..7]
CLOSE TO CPU
CPUCK+
12
R562 169
0603 1%
CPUCK-
width:20/5/5/5/20
R335 CPU 0.5inch
不能離開 超過
CPU_DQS[0..7] [8]
CPU_DQM[0..7] [8]
L0_CTLIN_H1
L0_CTLIN_L1
+1.25VSREF_CLAW
Title
CPU-K8 (1/2)
Size
Document
Custom
Number
Date: Sheet
DDR_CLK4
12
R164 120
0402
DDR_CLK4#
DDR_CLK6
12
R167 120
0402
DDR_CLK6#
C546 3900P
1 2
0603
須用
NPO
C547 3900P
1 2
0603
R97 49.9 0402 1%
1 2
R98 49.9 0402 1%
1 2
C132 10U 6.3V
1 2
0805 10%
C130 0.22U
1 2
Place these capacitors close to processor pins
GND
316685200002
1
+1.2VLDTB
GND
12
R163 120
0402
12
R152 120
0402
CPUCLK+ [10]
CPUCLK- [10]
430Monday, August 23, 2004
Rev
R02
of
CPU-K8 (2/2)
hexainf@hotmail.com
5
4
3
2
1
+CPU_CORE
D D
C C
B B
VID0[29] VID1[29] VID2[29] VID3[29] VID4[29]
A A
B20 B24 D24 E19 E21 E23 E28 F18 F20 F22 F24 F26 G11 G13 G15 G17 G19 G21 G23 H10 H12 H14 H16 H18 H20 H22 H24
J11 J13 J15 J17 J19 J21 J23 J28
K10 K12 K14 K16 K18 K20 K22 K24 K26
L21 L23
M8 M10 M20 M22 M24
N7
N9 N21 N23 N28
P10 P20 P22 P24 P26
R7
R9 R21 R23
T10 T20 T22 T24
U7
U9 U21 U23 U28
V10 V20 V22 V24 V26
W7
W9
W21 W23
Y10 Y12 Y14 Y16 Y18 Y20 Y22 Y24
AA9
AA11 AE15
AF15 AG14 AF14 AG13
U507C
VDD_0 VDD_1 VDD_2 VDD_3 VDD_4 VDD_5 VDD_6 VDD_7 VDD_8 VDD_9 VDD_10 VDD_11 VDD_12 VDD_13 VDD_14 VDD_15 VDD_16 VDD_17 VDD_18 VDD_19 VDD_20 VDD_21 VDD_22 VDD_23 VDD_24 VDD_25 VDD_26
J9
VDD_27 VDD_28 VDD_29 VDD_30 VDD_31 VDD_32 VDD_33 VDD_34 VDD_35
K8
VDD_36 VDD_37 VDD_38 VDD_39 VDD_40 VDD_41 VDD_42 VDD_43 VDD_44 VDD_45
L7
VDD_46
L9
VDD_47 VDD_48 VDD_49 VDD_50 VDD_51 VDD_52 VDD_53 VDD_54 VDD_55 VDD_56 VDD_57 VDD_58 VDD_59
P8
VDD_60 VDD_61 VDD_62 VDD_63 VDD_64 VDD_65 VDD_66 VDD_67 VDD_68 VDD_69
T8
VDD_70 VDD_71 VDD_72 VDD_73 VDD_74 VDD_75 VDD_76 VDD_77 VDD_78 VDD_79
V8
VDD_80 VDD_81 VDD_82 VDD_83 VDD_84 VDD_85 VDD_86 VDD_87 VDD_88 VDD_89
Y8
VDD_90 VDD_91 VDD_92 VDD_93 VDD_94 VDD_95 VDD_96 VDD_97 VDD_98 VDD_99 VDD_100
VID[0] VID[1] VID[2] VID[3] VID[4]
CLAWHAMMER
BGA754_SKT
+1.2VLDTA and +1.2VLDTB is connect in CPU internal
VDDIO_SENSE
VDD_101 VDD_102 VDD_103 VDD_104 VDD_105 VDD_106 VDD_107 VDD_108 VDD_109 VDD_110 VDD_111 VDD_112 VDD_113 VDD_114 VDD_115 VDD_116 VDD_117 VDD_118 VDD_119 VDD_120 VDD_121 VDD_122 VDD_123 VDD_124 VDD_125 VDD_126 VDD_127 VDD_128 VDD_129 VDD_130 VDD_131 VDD_132
VDDA1 VDDA2
VDDIO_0 VDDIO_1 VDDIO_2 VDDIO_3 VDDIO_4 VDDIO_5 VDDIO_6 VDDIO_7 VDDIO_8
VDDIO_9 VDDIO_10 VDDIO_11 VDDIO_12 VDDIO_13 VDDIO_14 VDDIO_15 VDDIO_16 VDDIO_17 VDDIO_18 VDDIO_19 VDDIO_20 VDDIO_21 VDDIO_22 VDDIO_23 VDDIO_24 VDDIO_25 VDDIO_26 VDDIO_27 VDDIO_28 VDDIO_29 VDDIO_30 VDDIO_31 VDDIO_32 VDDIO_33 VDDIO_34 VDDIO_35 VDDIO_36 VDDIO_37 VDDIO_38 VDDIO_39 VDDIO_40 VDDIO_41 VDDIO_42 VDDIO_43 VDDIO_44 VDDIO_45 VDDIO_46 VDDIO_47 VDDIO_48 VDDIO_49
VDDIOFB_H VDDIOFB_L
VLDT0_A0 VLDT0_A1 VLDT0_A2 VLDT0_A3 VLDT0_A4 VLDT0_A5 VLDT0_A6 VLDT0_B0 VLDT0_B1 VLDT0_B2 VLDT0_B3 VLDT0_B4 VLDT0_B5 VLDT0_B6
Place HT bypass caps on topside near unconnected Clawhammer HT link
AA13 AA15 AA17 AA19 AA21 AA23 AA28 AB10 AB12 AB14 AB16 AB18 AB20 AB22 AB24 AB26 AC11 AC13 AC15 AC17 AC19 AC21 AC23 AD18 AD20 AD22 AD24 AE17 AE25 AE27 AG19 AH24
AH25 AJ25
D5 D7 D9 D11 D13 D15 E4 F6 F8 F10 F12 F14 F16 G4 G7 G9 H6 H8 J4 J7 K6 L4 M6 N4 P6 R4 T6 U4 V6 W4 Y6 AA4 AA7 AB6 AB8 AC4 AC7 AC9 AD6 AD8 AD10 AD12 AD14 AD16 AE4 AF11 AF13 AF5 AF7 AF9
AE12 AF12
AE11
B27 B29 C26 C28 D25 D27 D29 AF25 AE28 AF29 AG26 AG28 AH27 AH29
+CPU_CORE
+1.2VLDTA
1 1
R150 0 0402
+1.2VLDTA
+1.2VLDTB
width 50mil < length 500mil
12
+2.5V
+1.2VLDTA
TP26 TP25
1 2
trace width 20mil panel width 200mil
12
C86 10U
0805
6.3V 10%
GND
+2.5VDDA
L16 120Z/100M
1608
1 2
12
C97 3300P
0402 10% 50V
C90 0.22U 0402 16V C91 0.22U 0402 16V
Near CPU within in VLDT pour*4
C48 0.22U C36 0.22U C68 0.22U C64 0.22U
Near NB within 1 inch*4
12
C98
C96
0.22U
10U
0402
0805
6.3V
16V
10%
GND
12 12
GND
12
040216V
12
040216V
12
040216V
12
040216V
GND
+2.5V
Connect to +2.5V source with trace width/space = 10/10/10 mil for VDDIO_SENSE
12
12
C99
C87
0.22U
0.22U
0402
0402
16V
16V
fixed 08/05
R01
U507D
B2
VSS_0
B4
VSS_1
B6
VSS_2
B8
VSS_3
B10
VSS_4
B12
VSS_5
B14
VSS_6
B16
VSS_7
B22
VSS_8
B25
VSS_9
B26
VSS_10
B28
VSS_11
C25
VSS_12
C27
VSS_13
C29
VSS_14
D2
VSS_15
D16
VSS_16
D19
VSS_17
D21
VSS_18
D23
VSS_19
D26
VSS_20
D28
VSS_21
E15
VSS_22
E16
VSS_23
E18
VSS_24
E22
VSS_25
E24
VSS_26
F2
VSS_27
F7
VSS_28
F9
VSS_29
F11
VSS_30
F13
VSS_31
F15
VSS_32
F17
VSS_33
F19
VSS_34
F21
VSS_35
F23
VSS_36
G6
VSS_37
G8
VSS_38
G10
VSS_39
G12
VSS_40
G14
VSS_41
G16
VSS_42
G18
VSS_43
G20
VSS_44
G22
VSS_45
G24
VSS_46
G28
VSS_47
H2
VSS_48
H7
VSS_49
H9
VSS_50
H11
VSS_51
H13
VSS_52
H15
VSS_53
H17
VSS_54
H19
VSS_55
H21
VSS_56
H23
VSS_57
H26
VSS_58
J6
VSS_59
J8
VSS_60
J10
VSS_61
J12
VSS_62
J14
VSS_63
J16
VSS_64
J18
VSS_65
J20
VSS_66
J22
VSS_67
J24
VSS_68
K2
VSS_69
K7
VSS_70
K9
VSS_71
K11
VSS_72
K13
VSS_73
K15
VSS_74
K17
VSS_75
K19
VSS_76
K21
VSS_77
K23
VSS_78
L6
VSS_79
L8
VSS_80
L10
VSS_81
L20
VSS_82
L22
VSS_83
L24
VSS_84
L28
VSS_85
M2
VSS_86
M7
VSS_87
M9
VSS_88
M21
VSS_89
M23
VSS_90
M26
VSS_91
N6
VSS_92
N8
VSS_93
N10
VSS_94
N20
VSS_95
N22
VSS_96
N24
VSS_97
P2
VSS_98
P7
VSS_99
P9
VSS_100
P21
VSS_101
P23
VSS_102
R6
VSS_103
R8
VSS_104
R10
VSS_105
R20
VSS_106
R22
VSS_107
R24
VSS_108
R28
VSS_109
T2
VSS_110
T7
VSS_111
T9
VSS_112
T21
VSS_113
T23
VSS_114
T26
VSS_115
CLAWHAMMER
BGA754_SKT
GND
U6
VSS_116
U8
VSS_117
U10
VSS_118
U20
VSS_119
U22
VSS_120
U24
VSS_121
V2
VSS_122
V7
VSS_123
V9
VSS_124
V21
VSS_125
V23
VSS_126
W6
VSS_127
W8
VSS_128
W10
VSS_129
W20
VSS_130
W22
VSS_131
W24
VSS_132
W28
VSS_133
Y2
VSS_134
Y7
VSS_135
Y9
VSS_136
Y11
VSS_137
Y13
VSS_138
Y15
VSS_139
Y17
VSS_140
Y19
VSS_141
Y21
VSS_142
Y23
VSS_143
Y26
VSS_144
AA6
VSS_145
AA8
VSS_146
AA10
VSS_147
AA12
VSS_148
AA14
VSS_149
AA16
VSS_150
AA18
VSS_151
AA20
VSS_152
AA22
VSS_153
AA24
VSS_154
AB2
VSS_155
AB7
VSS_156
AB9
VSS_157
AB11
VSS_158
AB13
VSS_159
AB15
VSS_160
AB17
VSS_161
AB19
VSS_162
AB21
VSS_163
AB23
VSS_164
AC6
VSS_165
AC8
VSS_166
AC10
VSS_167
AC12
VSS_168
AC14
VSS_169
AC16
VSS_170
AC18
VSS_171
AC20
VSS_172
AC22
VSS_173
AC24
VSS_174
AC28
VSS_175
AD2
VSS_176
AD7
VSS_177
AD9
VSS_178
AD11
VSS_179
AD13
VSS_180
AD15
VSS_181
AD17
VSS_182
AD19
VSS_183
AD21
VSS_184
AD23
VSS_185
AD26
VSS_186
AE14
VSS_187
AE16
VSS_188
AE20
VSS_189
AE29
VSS_190
AF2
VSS_191
AF17
VSS_192
AF19
VSS_193
AF26
VSS_194
AF28
VSS_195
AG20
VSS_196
AG21
VSS_197
AG22
VSS_198
AG23
VSS_199
AG24
VSS_200
AG25
VSS_201
AG27
VSS_202
AG29
VSS_203
AH2
VSS_204
AH4
VSS_205
AH6
VSS_206
AH8
VSS_207
AH10
VSS_208
AH12
VSS_209
AH14
VSS_210
AH20
VSS_211
AH22
VSS_212
AH26
VSS_213
AH28
VSS_214
AJ20
VSS_215
AJ22
VSS_216
AJ24
VSS_217
AJ26
VSS_218
A18
VTT_A0
B17
VTT_A1
C16
VTT_A2
C17
VTT_A3
D17
VTT_A4
AF16
VTT_B0
AG15
VTT_B1
AG16
VTT_B2
AH16
VTT_B3
AJ17
VTT_B4
R151 0/NA 0603
AE13
VTT_SENSE
Place near the source IC.
GND +1.25V
R215 0 0402
1 2
1 2
EMI
+CPU_CORE
C146 10P
1 2 0402 50V 5%
C141 10P
1 2 0402 50V 5%
C144 10P
1 2 0402 50V 5%
C150 10P
1 2 0402 50V 5%
C156 10P
1 2 0402 50V 5%
C114 10P
1 2 0402 50V 5%
C143 10P
1 2 0402 50V 5%
EMI modify Q'ty R01
+CPU_CORE
AMD Recommand ROA
VTT_SENSE [27]
+1.25V
width/space = 10/10/10 mil
Place Botton of CPU socket
+CPU_CORE
GND
C115 0.1U
1 2
C104 0.1U
1 2
C173 0.1U
1 2
C116 0.1U
1 2
C177 0.1U
1 2
C108 0.1U
1 2
C106 0.1U
1 2
C110 0.1U
1 2
C103 0.1U
1 2
C101 0.1U
1 2
C100 0.1U
1 2
C159 0.1U
1 2
C158 0.1U
1 2
C140 0.1U
1 2
C170 0.1U
1 2
C102 22P
1 2 0402 50V +/-10%
C118 22P
1 2 0402 50V +/-10%
C323 22P
1 2 0402 50V +/-10%
C331 22P
1 2 0402 50V +/-10%
C332 22P
1 2 0402 50V +/-10%
C334 22P
1 2 0402 50V +/-10%
C317 22P
1 2 0402 50V +/-10%
C318 22P
1 2 0402 50V +/-10%
C319 22P
1 2 0402 50V +/-10%
C321 22P
1 2 0402 50V +/-10%
GND
+2.5V
040216V 10% 040216V 10% 040216V 10% 040216V 10%
+1.25V
040216V 10% 040216V 10% 040216V 10% 040216V 10% 040216V 10% 040216V 10% 040216V 10% 040216V 10% 040216V 10% 040216V 10% 040216V 10%
Place thease decoupling capacitors on solder
GND
layer of processor
+CPU_CORE
C326 22P
1 2
0402 50V +/-10%
+CPU_CORE
C330 22P
1 2
0402 50V +/-10%
+CPU_CORE +2.5V
C333 22P
1 2 0402 50V +/-10%
C342 22P
1 2 0402 50V +/-10%
C352 22P
1 2 0402 50V +/-10%
+CPU_CORE +1.25V
C335 22P
1 2 0402 50V +/-10%
C353 22P
1 2 0402 50V +/-10%
C178 0.22U/NA
1 2
040216V
C180 0.22U/NA
1 2
040216V
C179 0.22U/NA
1 2
040216V
C138 0.22U/NA
1 2
040216V
1 2 1 2 1 2 1 2
GND
040216V 040216V
GND
C137 0.22U/NA C136 0.22U/NA C128 10U/NA
6.3V 0805 10%
C125 10U/NA
6.3V 0805 10%
+1.2VLDTA
+1.2VLDTB
+5VS+CPU_CORE
+CPU_CORE
C107 0.22U
1 2
C154 0.22U
1 2
C105 0.22U
1 2
C111 0.22U
1 2
C112 0.22U
1 2
C109 0.22U
1 2
C556 10U
1 2
6.3V 0805
C553 10U
1 2
6.3V 0805
C145 10U
1 2
6.3V 0805
C153 10U
1 2
6.3V 0805
Place thease capacitors in uPGA socket cavity
+2.5V
C172 0.22U
1 2
C174 0.22U
1 2
C169 0.22U
1 2
C139 0.22U
1 2
C176 0.22U
1 2
C160 0.22U
1 2
+2.5V
+
C563 150U
1 2
7343 6.3V
+
C162 150U
1 2
7343 6.3V
+1.25V
+
C194 150U
1 2
7343 6.3V
+
C218 150U
1 2
7343 6.3V
Place these capacitors near socket
+CPU_CORE
040216V 040216V 040216V 040216V 040216V 040216V
GND
+2.5V
040216V 040216V 040216V 040216V 040216V 040216V
C166 4.7U
C168 4.7U
GND
+CPU_CORE
GND
GND
C151 10U
1 2
6.3V 0805
C147 10U
1 2
6.3V 0805
Place backside of CPU socket
C165 10U
1 2
6.3V 0805
C167 10U
1 2
6.3V 0805 1 2
0805
1 2
0805
C555 10U
1 2
6.3V 0805
C552 10U
1 2
6.3V 0805
C149 4.7U
1 2
0805
C554 4.7U
1 2
0805
C557 4.7U
1 2
0805
GND
GND
GND
Title
CPU-K8 (2/2)
Size
Document
Custom
5
4
3
2
Date: Sheet
Number
316685200002
1
Rev
R02
of
530Monday, August 23, 2004
5
4
3
2
1
NB VIA_K8N800 (1/2)
Put at NB Bottom
+3VS
C42 0.1U
1 2 0402 16V 10%
C40 0.1U
1 2 0402 16V 10%
C41 0.1U
1 2 0402 16V 10%
C38 0.1U
1 2 0402 16V 10%
GND
+1.5VS
C59 0.1U
1 2 0402 16V 10%
C45 0.1U
1 2 0402 16V 10%
C55 0.1U
1 2 0402 16V 10%
C52 0.1U
1 2 0402 16V 10%
C56 0.1U
1 2 0402 16V 10%
C69 0.1U
1 2 0402 16V 10%
C44 0.1U
1 2 0402 16V 10%
C43 0.1U
1 2 0402 16V 10%
C57 0.01U
1 2 0402 25V 10%
C65 0.01U
1 2 0402 25V 10%
C46 0.01U
1 2 0402 25V 10%
C58 0.01U
1 2 0402 25V 10%
C336 22P
1 2 0402 50V +/-10%
C338 22P
1 2 0402 50V +/-10%
C343 22P
1 2 0402 50V +/-10%
C344 22P
1 2 0402 50V +/-10%
GND
+1.2VLDTA
C50 0.1U
1 2 0402 16V 10%
C51 0.1U
1 2 0402 16V 10%
C53 0.1U
1 2 0402 16V 10%
C54 0.1U
1 2 0402 16V 10%
C32 0.1U
1 2 0402 16V 10%
C61 0.1U
1 2 0402 16V 10%
C62 0.1U
1 2 0402 16V 10%
C66 0.1U
1 2 0402 16V 10%
C49 0.01U
1 2 0402 25V 10%
C63 0.01U
1 2 0402 25V 10%
C67 0.01U
1 2 0402 25V 10%
C34 0.01U
1 2 0402 25V 10%
C346 22P
1 2 0402 50V +/-10%
C347 22P
1 2 0402 50V +/-10%
C348 22P
1 2 0402 50V +/-10%
C349 22P
1 2 0402 50V +/-10%
C350 22P
1 2 0402 50V +/-10%
C351 22P
1 2 0402 50V +/-10%
GND
120Z/100M
1 2
L10
1608
12
R0A
4
120Z/100M
1 2
L9
1608
12
For EMI
R01
For EMI
+1.2VLDTA +1.5VS
C345 22P
0402 50V +/-10%
+1.5VPLL1+1.5VS
12
C39
C35
10U
0.01U
0805
0402
6.3V
10%
10%
25V
GND
12
C31
C37
0.01U
10U
0402
0805
10%
6.3V 25V
10%
1 2
12
12
For EMI
C313 22P
0402 +/-10% 50V
For EMI
C314 22P
0402 +/-10% 50V
L0_CADOUT_H[0..15][4]
L0_CADOUT_L[0..15][4]
R0A
R0A
R0A
L0_CADOUT_H[0..15]
L0_CLKOUT_H0[4] L0_CLKOUT_H1[4] L0_CTLOUT_H0[4]
L0_CADOUT_L[0..15]
L0_CLKOUT_L0[4] L0_CLKOUT_L1[4]
L0_CTLOUT_L0[4] LDTSTOP_NB#[4] NB_LDTRST#[4]
LDTSTOP#[16]
an311 recommand
+2.5V
1 2
R81 10/NA 0402
12
5%
C77
1U/NA
0402
+80-20%
10V
GND
R50=22, R52=33 for K8N800 +NB_VCCSUS=1.5V
R83 22
1 2
0603 1%
120Z/100M
+3VS +3.3VDACVDD
1 2
L7
L0_CADOUT_H0 L0_CADOUT_H1 L0_CADOUT_H2 L0_CADOUT_H3 L0_CADOUT_H4 L0_CADOUT_H5 L0_CADOUT_H6 L0_CADOUT_H7 L0_CADOUT_H8 L0_CADOUT_H9 L0_CADOUT_H10 L0_CADOUT_H11 L0_CADOUT_H12 L0_CADOUT_H13 L0_CADOUT_H14 L0_CADOUT_H15
L0_CADOUT_L0 L0_CADOUT_L1 L0_CADOUT_L2 L0_CADOUT_L3 L0_CADOUT_L4 L0_CADOUT_L5 L0_CADOUT_L6 L0_CADOUT_L7 L0_CADOUT_L8 L0_CADOUT_L9 L0_CADOUT_L10 L0_CADOUT_L11 L0_CADOUT_L12 L0_CADOUT_L13 L0_CADOUT_L14 L0_CADOUT_L15
LDTSTOP#
RPCOMP RNCOMP RTCOMP
+1.2VLDTA
U5
1
VIN
2
GND
3 4
EN BYP
AME8801LEEV/NA
SOT25
12
R82
33.2
0603 1%
GND
1608
3
+NB_AVDD2
A10
A24
A25
A26A9B10
C22
T26
RCAD0
P24
RCAD1
P26
RCAD2
M24
RCAD3
K24
RCAD4
K26
RCAD5
H24
RCAD6
H26
RCAD7
R24
RCAD8
R22
RCAD9
N24
RCAD10
N22
RCAD11
L22
RCAD12
J24
RCAD13
J22
RCAD14
G24
RCAD15
M26
RCLK0
L24
RCLK1
F24
RCTL
R26
RCAD0#
P25
RCAD1#
N26
RCAD2#
M25
RCAD3#
K25
RCAD4#
J26
RCAD5#
H25
RCAD6#
G26
RCAD7#
R23
RCAD8#
P22
RCAD9#
N23
RCAD10#
M22
RCAD11#
K22
RCAD12#
J23
RCAD13#
H22
RCAD14#
G23
RCAD15#
L26
RCLK0#
L23
RCLK1#
F25
RCTL#
B11
HTRST#
A12
HTSTP#
D25
RPCOMP
D26
RNCOMP
C26
RTCOMP
U24
VCCHT
U25
VCCHT
U26
VCCHT
V21
VCCHT
V22
VCCHT
V23
VCCHT
V24
VCCHT
V25
VCCHT
V26
VCCHT
C21
5
OUT
12
+NB_VCCSUS+2.5V
12
12
C70
C78
0.01U
10U
0402
0805
10%
6.3V 25V
10%
GND
12
12
C25
C26
10U
0.01U
0805
0402
6.3V
10%
10%
25V
GND
VCCATX
GNDATX
C80 1000P/NA
0402 +/-20% 50V
A23
12
GND
A8
For EMI
VCCHT
GND
C316 22P
0402 +/-10% 50V
VCCHT
VCCHT
VCCHT
GND
GND
GND
B15
B8
B13
B17
+NB_VCCSUS
12
GND
For EMI
12
C315 22P
0402 +/-10% 50V
R0A
R0A
VCCHT
GND
B19
B23
VCCHT
VCCHT
GND
GND
B21
C79 1U/NA
0402 +80-20%
10V
B24
B25
VCCHT
VCCHT
GND
GND
B22C8D8
B26B9C10
D6
VCCHT
GND
VCCHT
GND
D12
C11
VCCHT
GND
D14
C23
VCCHT
GND
D16
C24
VCCHT
GND
D18
C25C9D10
VCCHT
GND
D20
VCCHT
GND
D11
VCCHT
VCCHT
VCCHT
GND
GND
GND
E5E6E8F7F8
D22
D23
VCCHT
GND
D24D9E10
VCCHT
GND
F12
VCCHT
GND
F13
VCCHT
GND
F14
E11
VCCHT
GND
F17
E21
VCCHT
GND
F18
E22
VCCHT
GND
F26
E23
VCCHT
GND
VCCHT
GND
E24E9F10
VCCHT
GND
G25H1H23
RNCOMP RTCOMP RPCOMP
VCCHT
GND
2
F11
VCCHT
GND
F15
VCCHT
GND
J18
VCCHT
GND
F16
F19
F20
F21
F22
F23
G21
G22
H21
VCCHT
VCCHT
VCCHT
VCCHT
VCCHT
VCCHT
VCCHT
VCCHT
GND
GND
GND
GND
GND
GND
GND
GND
K12
J2
J21
J25
K4G1K10
K13
K11
J3
R62 49.9 0402 1%
1 2
R60 100 0402 1%
1 2
R61 49.9 0402 1%
1 2
J10
VCCHT
GND
K14
J11
VCCHT
GND
K15
J12
VCCHT
GND
K16
J13
J14
VCCHT
VCCHT
GND
GND
K17
K23H2L10
+1.2VLDTA
GND
J15
VCCHT
GND
J16
VCCHT
GND
L11
+1.2VLDTA
J17
K18
VCCHT
VCCHT TCAD0
TCAD1 TCAD2 TCAD3 TCAD4 TCAD5 TCAD6 TCAD7 TCAD8
TCAD9 TCAD10 TCAD11 TCAD12 TCAD13 TCAD14 TCAD15
TCLK0
TCLK1
TCAD0# TCAD1# TCAD2# TCAD3# TCAD4# TCAD5# TCAD6# TCAD7# TCAD8# TCAD9#
TCAD10# TCAD11# TCAD12# TCAD13# TCAD14# TCAD15#
TCLK0# TCLK1#
TCTL#
VCCHT VCCHT VCCHT VCCHT VCCHT VCCHT VCCHT VCCHT VCCHT VCCHT VCCHT VCCHT VCCHT VCCHT VCCHT VCCHT VCCHT
GND
GND
L13
L12
K21
VCCHT
TCTL
GND
L14
GND
L18
VCCHT
GND
L15
VCCHT
GND
U502A
B12 A13 B14 A15 A17 B18 A19 B20 E12 D13 E14 D15 D17 E18 D19 E20
B16 E16
A21 C12
A14 C14 A16 A18 C18 A20 C20 E13 C13 E15 C15 C17 E19 C19 D21
C16 E17
A22
L21 M18 N18 N21 P18 P21 R18 T18 T21 T22 T23 T24 T25 U18 U21 U22 U23
K8N800
BGA451_110_26
L0_CADIN_H[0..15] L0_CADIN_H0 L0_CADIN_H1 L0_CADIN_H2 L0_CADIN_H3 L0_CADIN_H4 L0_CADIN_H5 L0_CADIN_H6 L0_CADIN_H7 L0_CADIN_H8 L0_CADIN_H9 L0_CADIN_H10 L0_CADIN_H11 L0_CADIN_H12 L0_CADIN_H13 L0_CADIN_H14 L0_CADIN_H15
L0_CADIN_L0 L0_CADIN_L1 L0_CADIN_L2 L0_CADIN_L3 L0_CADIN_L4 L0_CADIN_L5 L0_CADIN_L6 L0_CADIN_L7 L0_CADIN_L8 L0_CADIN_L9 L0_CADIN_L10 L0_CADIN_L11 L0_CADIN_L12 L0_CADIN_L13 L0_CADIN_L14 L0_CADIN_L15
+1.2VLDTA
L0_CLKIN_H0 [4] L0_CLKIN_H1 [4] L0_CTLIN_H0 [4]
L0_CADIN_L[0..15]
L0_CLKIN_L0 [4] L0_CLKIN_L1 [4]
L0_CTLIN_L0 [4]
Title
Size
Document
Custom
Number
Date: Sheet
NB VIA_K8N800 (1/2)
316685200002
L0_CADIN_H[0..15] [4]
L0_CADIN_L[0..15] [4]
1
Rev
R02
of
630Monday, August 23, 2004
+NB_AVDD1
GND
+1.5VPLL1
GND
+1.5VPLL2
GND
GND +1.5VS
5
AC25
E25 E26
D5 A5 C5 B5
A6 B6
A4 B2 B4 C3 D4
AB17 AB18 AB19 AB20 AC18 AC19 AC20 AC21
V14 V15 V16
V17 W15 W16 W17 W18
B7
C7 R16 R17 R21 R25 T10 T11 T12 T13 T14 T15 T16 T17 U10 U11 U12 U13 U14 U15 U16 U17
V5
W5 W21 W22 W23 W24 W25 W26 AB2 AB3 AB4 AB5 AB6 AB9
AB10 AB15 AB16
AC8
AC22 AC23
U502C
VCCSUS
VCCARX GNDARX
VCCPLL1 VCCPLL2 GNDPLL1 GNDPLL2
VCCPLL3 GNDPLL3
VCCRGB VCCDAC GNDRGB GNDDAC GNDDAC
VCCVL VCCVL VCCVL VCCVL VCCVL VCCVL VCCVL VCCVL VCCVL VCCVL VCCVL VCCVL VCCVL VCCVL VCCVL VCCVL
GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND
K8N800
BGA451_110_26
+3VS
+3VS
VCCAGP VCCAGP VCCAGP VCCAGP VCCAGP VCCAGP VCCAGP VCCAGP VCCAGP VCCAGP VCCAGP VCCAGP VCCAGP VCCAGP VCCAGP VCCAGP VCCAGP VCCAGP VCCAGP VCCAGP VCCAGP VCCAGP VCCAGP VCCAGP VCCAGP VCCAGP VCCAGP VCCAGP VCCAGP VCCAGP VCCAGP VCCAGP VCCAGP VCCAGP VCCAGP VCCAGP VCCAGP VCCAGP
VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC
GND GND GND GND GND GND GND GND GND GND
120Z/100M
1 2
L508
1608
120Z/100M
1 2
L507
1608
AA4 AA5 AB11 AB12 AB13 AB14 AB7 AB8 M8 N8 T2 T3 T4 T5 T8 T9 U2 U3 U4 U5 U8 U9 V10 V11 V12 V13 V2 V3 V4 V8 V9 W2 W3 W4 W9 Y3 Y4 Y5
+1.5VS AA21 AA22 AA23 AA24 AA25 AA26 AB21 AB22 AB23 AB24 AB25 AB26 F9 H10 H11 H12 H15 H16 H8 H9 J8 K19 L19 M19 P8 R19 R8 T19 U19 V18 V19 W10 W11 W12 W13 W14 W19 Y20 Y21 Y22 Y23 Y24 Y25 Y26
AC24 AE2 AE5 AE8 AE11 AE14 AE17 AE20 AE22 AE25
GNDGND
+NB_AVDD2
12
C532 10U
0805
6.3V 10%
GND
+NB_AVDD1 +1.5VS +1.5VPLL2
12
C531 10U
0805
6.3V 10%
GND GND
For EMI
12
12
C530
C311
0.01U
22P
0402
0402
10%
+/-10%
25V
50V
For EMI
12
12
C312
C529
22P
0.01U
0402
0402
+/-10%
10%
50V
25V
R0A
+NB_VCCSUS +1.5VS
D D
+3.3VDACVDD
RGBGND
C C
B B
A A
5
hexainf@hotmail.com
NB VIA_K8N800 (2/2)
4
3
2
1
+1.5VS
12
R36 150
D D
F1K5E4E2E3F6F2
F5E1F4
F3
VAD[0..7]
VAD[0..7][16]
VUPSTB+[16]
VUPSTB-[16] VDNSTB+[16]
VDNSTB-[16] VUPCMD[16]
Control by KBC
CPU_PGD[4,23]
NB_PWROK[4,15,23,24]
C C
B B
A A
NB_PWROK
PCI_RESET#[4,13,14,17,19,21,23,24]
CRT_GREEN[12]
GUICLK[10] PCI_INTA#[14]
GND
5
VDNCMD[16]
SB_SUSST#[15]
CRT_RED[12] CRT_BLUE[12]
CRT_HSYNC[12] CRT_VSYNC[12]
CRT_DDCK[12] CRT_DDDA[12]
VAD0 VAD1 VAD2 VAD3 VAD4 VAD5 VAD6 VAD7
VBE#[16] VPAR[16]
LVREF_NB LCOMPP
R66 0/NA 0402
1 2
R85 0 0402
1 2
PCI_RESET# TESTIN SB_SUSST# DEBUG
RSET
PCI_INTA# BISTIN
TP501
TP503
R527 4.7K/NA 0402
1 2
TP502
1
TP504
1
DISPDCLKO DISPDCLKI
DP0D0 DP0D1 DP0D2 DP0D3 DP0D4 DP0D5 DP0D6 DP0D7 DP0D8
DP0D10
DP0DET
1 1
AD20
VAD0
AD21
VAD1
AF24
VAD2
AE24
VAD3
AE19
VAD4
AF20
VAD5
AD24
VAD6
AF25
VAD7
AE21
VBE#
AF19
VPAR
AE23
UPSTB
AF23
UPSTB#
AF22
DNSTB
AD22
DNSTB#
AF26
UPCMD
AD23
DNCMD
AF21
VLVREF
AD19
VLPCOMP
AE26
PWROK
AD25
RESET#
AC26
TESTIN
AD26
SUSST#
AC17
DEBUG
B3
AR
A3
AG
A2
AB
C4
RSET
A1
HSYNC
B1
VSYNC
C6
XIN
E7
INTA#
D3
BISTIN
P2
SPCLK1
C2
SPCLK2
P1
SPDAT1
C1
SPDAT2
J1
TVD00/DP0D00/STRAP
K2
TVD01/DP0D01/STRAP
K3
TVD02/DP0D02/STRAP
L4
TVD03/DP0D03/STRAP
K1
TVD04/DP0D04/STRAP
L2
TVD05/DP0D05/STRAP
L3
TVD06/DP0D06/STRAP
M4
TVD07/DP0D07/STRAP
L1
TVD08/DP0D08
M2
TVD09/DP0D09
M3
TVD10/DP0D10/STRAP
M1
TVD11/DP0D11
P4
TVCKI/DP0DET
N1
TVDE/DP0DE
N4
TVHS/DP0HS
N3
TVVS/DVP0VS/NC
P3
TVCLK/DP0CLK
N2
GPO0
D2
GPOUT
A7
DCLKO
D7
DCLKI
L16
D1
VCCGFX
VCCGFX
GND
GND
GND
GND
GND
M10
L17
L25
M11
M12
VCCGFX
VCCGFX
GND
GND
M13
VCCGFX
GND
M14
M15
VCCGFX
VCCGFX
GND
GND
M16
VCCGFX
GND
M17
M21
VCCGFX
VCCGFX
GND
GND
M23
G2G3G4G5H3H4H5J4J5
VCCGFX
VCCGFX
VCCGFX
VCCGFX
VCCGFX
VCCGFX
GND
GND
GND
GND
GND
GND
N10
N11
N12
N13
N14
N15
VCCGFX
GND
N16
VCCGFX
GND
N17
N25P5P10
VCCGFX
VCCGFX
GND
GND
J9
VCCGFX
GND
P11
VCCGFX
GND
P12
4
VCCGFX
VCCGFX
GND
GND
P13
L5K9L9
VCCGFX
GND
P14
P15
M5K8M9L8N9P9R9
VCCGFX
VCCGFX
VCCGFX
GND
GND
GND
P16
P17
+3VS +1.5VS
N5
VCCGFX
VCCGFX
VCCGFX
VCCGFX
GND
GND
GND
GND
P23R1R2R3R4R5R10
U1
U502B
GD0/DP3D10 GD1/DP3D11
VCCQQ
VCCGFX
GD2/DP3CLK GD3/DP3D09 GD4/DP3D08 GD5/DP3D07 GD6/DP3D06 GD7/DP3D05 GD8/DP3DET
GD9/DP3HS GD10/DP3D01 GD11/DP2D11
GD12DP3D00 GD13/DP2D10 GD14/DP2D09 GD15/DP2D08 GD16/DP2D06 GD17/DP2D05 GD18/DP2D04
GD19/DP2DE GD20/DP2D02 GD21/DP2CLK GD22/DP2D01 GD23/DP2D03 GD24/DP1D09
GD25
GD26/DP1D10
GD27 GD28/DP1D07 GD29/DP1D06 GD30/DP1D08 GD31/DP1DET
GBE0/DP3D03
GBE1/SBDAT GBE2/DP2D07 GBE3/DP1D11
GDS0S/GDS0#/DP3D02
GDS0F/GDS0/DP3D04
GDS1S/GDS1#/DP2DET
GDS1F/GDS1/DP2D00
GFRE/DP2HS GIRDY/SBCLK
GTRDY
GDSEL/DP2VS
GSTOP/DP3CLK#
GPAR/DP3VS
GRBF
GWBF/DP2CLK#
GREQ/DDCCLK GGNT/DDCDAT GSERR/DP3DE
GCLK
SBA0#/DP1VS SBA1#/DP1DE
SBA2#/DP1D00
SBA3#/DP1HS
SBA4#/DP1D05 SBA5#/DP1D03 SBA6#/DP1CLK
SBA7#/DP1CLK#
SBSS/SBS#/DP1D02
SBSF/SBS/DP1D01
ST0
ST1/DP1D04
ST2
AGPPCOMP
AGPNCOMP AGPVREF_0
AGPVREF_1
AGP8XDT#
GDBIL
GDBIH/GPIPE#
GNDQQ
GND
GND
GND
GND
GND
GND
GND
GND
K8N800
T1
R11
R12
R13
R14
R15
BGA451_110_26
GND
DISPDCLKI
R29
22
0402
1 2
DISPDCLKO SP_MRA SP_SR1
1 2 3 4 5
GND
PANEL/TV CLOCK SPREAD SEPCTRUM
NB_FPD10
AF18
NB_FPD11
AD18 AE18
NB_FPD09
AF17
NB_FPD08
AD17
NB_FPD07
AD16
NB_FPD06
AE16
NB_FPD05
AF16
DP3DET
AF14 AD14
NB_FPD01
AD13
NB_FPD23
AE13
NB_FPD00
AF13
NB_FPD22
AD12
NB_FPD21
AF12
NB_FPD20
AE12
NB_FPD18
AD10
NB_FPD17
AE10
NB_FPD16
AF10
NB_FPDE
AD9
NB_FPD14
AF9
NB_FPCLK+
AF8
NB_FPD13
AE9
NB_FPD15
AD8
TVD9
AF6 AD7
TVD10
AE6
TVD4
AD5
TVD7
AF5
TVD6
AF4
TVD8
AE4
DP1DET
AD4
NB_FPD03
AD15 AF11
NB_FPD19
AD11
TVD11
AC7
NB_FPD02
AF15
NB_FPD04
AE15
DP2DET
AF7
NB_FPD12
AE7
NB_FPHS
AC9 AC10 AC14
NB_FPVS
AC11 AC12 AC16
SUSST#
AD6
NB_FPCLK-
AC1 Y1 AA3 AC15
A11
TVVS
AC2
TVDE
AC3
TVD0
AD1
TVHS
AD2
TVD5
AF2
TVD3
AD3 AE3 AF3
TVD2
AE1
TVD1
AF1
ENAVEE
AA2
ENAVDD
AA1
ENPBLT
AB1
AGPPCOMP
V1
AGPNCOMP
W1
AGP_VREF
AC13 AC6
AGP_8XDE#
Y2 AC4
AC5
R45
1 2
22/NA 0402
U3
CLKIN MRA SR1
MODOUT
VSS SSON
P2040/NA
SO8
NB_FPD10 [11] NB_FPD11 [11]
NB_FPD09 [11] NB_FPD08 [11] NB_FPD07 [11] NB_FPD06 [11] NB_FPD05 [11]
NB_FPD01 [11] NB_FPD23 [11] NB_FPD00 [11] NB_FPD22 [11] NB_FPD21 [11] NB_FPD20 [11] NB_FPD18 [11] NB_FPD17 [11] NB_FPD16 [11] NB_FPDE [11] NB_FPD14 [11] NB_FPCLK+ [11] NB_FPD13 [11] NB_FPD15 [11] TVD9 [13]
TVD10 [13] TVD4 [13] TVD7 [13] TVD6 [13] TVD8 [13]
NB_FPD03 [11] NB_FPD19 [11]
TVD11 [13] NB_FPD02 [11]
NB_FPD04 [11]
R28 22 0402
1 2
NB_FPD12 [11] NB_FPHS [11]
NB_FPVS [11]
NB_FPCLK- [11]
66M_AGP [10] TVVS [13]
TVDE [13] TVD0 [13] TVHS [13] TVD5 [13] TVD3 [13]
R35 22 0402
TVD2 [13] TVD1 [13]
ENAVEE [11,12] ENAVDD [12]
8
VDD
SP_SR0
7
SR0
6
SP_SSON
Damping close to TV Decoder
TVCLKR
1 2
+3VS
+1.5VS
AGP_VREF
R524 10K/NA 0402
AGP_8XDE# DEBUG
SPD1 [13]
SPCLK1 [13]
DP0D8
SP_SSON
SUSST#
TESTIN
AGPNCOMP AGPPCOMP
R23 4.7K 0402 R43 1K/NA 0402 R40 10K 0402
BISTIN LCOMPP RSET DP3DET DP0DET SP_MRA SP_SR1 SP_SR0 DP1DET DP2DET DP0D3
R63
R525 60.4 0402 1% R526 60.4 0402 1%
R521
2.2K
0402
R519
2.2K
0402
TVCLK
+1.5VS
TVCLKR [13]
Q501 FDV301N
SOT23_FET
+1.5VS
+1.5VS
G
D
S
G
D
S
TVCLK [13]
R0A
DS
Q502 FDV301N
SOT23_FET
SPCLK1
DS
SPD1
12
12
1 2 1 2
1 2
1 2
4.7K 0402
1 2 1 2
1 2
R49 10K 0402
1 2
R30 1K 0402
1 2
R64 360 0402 1%
1 2
R31 90.9 0603 1%
1 2
R50 0_DFS 0402
1 2
R34 0_DFS 0402
1 2
R27 0/NA 0402
1 2
R26 0/NA 0402
1 2
R44 0/NA 0402
1 2
R38 0/NA 0402
1 2
R39 0/NA 0402
1 2
R33 0/NA 0402
1 2
+3VS
+2.5VS
+1.5VS
GND
R01
+3VS
+1.5VS
12
12
R275
R262
0/NA
1K
0402 5%
ENPBLT_NB
+3VS
12
R567 10K
0402 5%
ENPBLT_NB [12]
12
C559
0.1U/NA
0402
16V
GND
0402
R263
GND
1 2
ENPBLT
3
5%
2
825
0603 1%
R1
1 3
Q503 DTC144TKA
0603 1%
12
R48 150
0603 1%
R0A
GND
+1.5VS
R0A
DP0D[0..3] for Panel Type (LCD ID) DP0D4 The 24-bit FP-port multiplexed on AGP I/F is
:
DP0D5 Dedicated DVI port configuration (DVP0)
DP0D6 Dedicated DVI port (DVP0)
DP0D7 / DP0D10 Must be Pulled Low (Normal use)
GND
GND
2
+2.5VS
12
12
R65
C528
3K
1U
0402
0402
1%
+/-10%
LVREF_NB
1:one 24-bit panel ** 0:two 12-bit DVO I/F
1 : TV-encoder ** 0 : DISPLAY
1 : Enable ** 0 : Disable
DP0D0 DP0D1 DP0D2
R535 4.7K/NA 0402
1 2
R533 4.7K 0402
1 2
R531 4.7K 0402
1 2
R32 4.7K 0402
1 2
R530 4.7K 0402
1 2
6.3V
12
12
R549
C527
1K
1U
0402
0402
1%
+/-10%
6.3V
GND
GND
R538 0_DFS 0402
1 2
R537 0_DFS 0402
1 2
R24 0_DFS 0402
1 2
DP0D4
R536 4.7K 0402
DP0D5
R534 4.7K/NA 0402
DP0D6
R532 4.7K/NA 0402
DP0D7
DP0D10
LCD_ID0 LCD_ID1 LCD_ID2
1 2
1 2
1 2
LCD_ID0 [12] LCD_ID1 [12] LCD_ID2 [12]
+3VS
R0A
Title
NB VIA_K8N800 (2/2)
Size
Document Number
316685200002
Custom Date: Sheet
Rev
R02
of
1
730Monday, August 23, 2004
5
DDR_SODIMM(1/2)
4
3
2
1
RP16
CPU_MD63[4] CPU_MD59[4] CPU_MD62[4]
CPU_MD58[4] CPU_DQM7[4] CPU_DQS7[4]
CPU_MD61[4]
D D
C C
B B
MEMADD_A4[4,9]
MEMADD_A11[4,9]
MEMADD_A8[4,9]
MEMADD_A3[4,9] MEMADD_A5[4,9] MEMADD_A7[4,9] MEMADD_A9[4,9]
MEMADD_A12[4,9]
DDR_BAA0[4,9] DDR_BAA1[4,9]
DDR_RASA#[4,9] MEMADD_A10[4,9] MEMADD_A2[4,9]
MEMADD_A0[4,9]
MEMADD_A1[4,9] MEMADD_A6[4,9]
DDR_WEA#[4,9] MEMADD_A13[4,9]
DDR_CASA#[4,9]
DDR_CASB#[4,9]
DDR_WEB#[4,9]
A A
12
MEMADD_B13[4,9]
12
12
C119
C142 10U
0805
6.3V 10%
C148
10U
0.1U
0805
0402
6.3V
10%
10%
16V
GND GND
CPU_MD57[4] CPU_MD60[4]
CPU_MD56[4] CPU_MD55[4] CPU_MD51[4] CPU_MD54[4]
CPU_MD50[4] CPU_DQM6[4] CPU_DQS6[4]
CPU_MD53[4]
CPU_MD49[4]
CPU_MD52[4]
CPU_MD48[4]
CPU_MD47[4]
CPU_MD43[4]
CPU_MD46[4]
CPU_MD42[4] CPU_DQM5[4]
CPU_DQS5[4]
CPU_MD45[4]
CPU_MD41[4]
CPU_MD44[4]
CPU_MD40[4]
CPU_MD39[4]
CPU_MD35[4]
CPU_MD38[4]
CPU_MD34[4] CPU_DQM4[4] CPU_DQS4[4]
CPU_MD37[4]
CPU_MD33[4]
CPU_MD36[4]
CPU_MD32[4]
CPU_MD31[4]
CPU_MD27[4]
CPU_MD30[4]
CPU_MD26[4] CPU_DQM3[4] CPU_DQS3[4]
CPU_MD29[4]
CPU_MD25[4]
CPU_MD28[4]
CPU_MD24[4]
CPU_MD23[4]
CPU_MD19[4]
CPU_MD22[4]
CPU_MD18[4] CPU_DQM2[4] CPU_DQS2[4]
CPU_MD21[4]
CPU_MD17[4]
CPU_MD20[4]
CPU_MD16[4]
CPU_MD15[4]
CPU_MD11[4]
CPU_MD14[4]
CPU_MD10[4] CPU_DQM1[4]
CPU_DQS1[4]
CPU_MD13[4]
CPU_MD9[4]
CPU_MD12[4]
CPU_MD8[4] CPU_MD7[4] CPU_MD3[4]
CPU_MD6[4]
CPU_MD2[4] CPU_DQM0[4] CPU_DQS0[4]
CPU_MD5[4]
CPU_MD1[4]
CPU_MD4[4]
CPU_MD0[4]
CPU_CKEA[4] CPU_CKEB[4]
MEMADD_A4 MEMADD_A11 MEMADD_A8 MEMADD_A3 MEMADD_A5 MEMADD_A7 MEMADD_A9 MEMADD_A12
DDR_BAA0 DDR_BAA1 DDR_RASA# MEMADD_A10 MEMADD_A2 MEMADD_A0 MEMADD_A1 MEMADD_A6
DDR_WEA# MEMADD_A13 DDR_CASA#
DDR_CASB# DDR_WEB# MEMADD_B13
12
12
12
C155
C152
0.1U
0.1U
0402
0402
10%
10%
16V
16V
CPU_MD63 CPU_MD59 CPU_MD62 CPU_MD58 CPU_DQM7 CPU_DQS7 CPU_MD61 CPU_MD57 MD57
CPU_MD60 CPU_MD56 CPU_MD55 CPU_MD51 CPU_MD54 CPU_MD50 CPU_DQM6 CPU_DQS6
CPU_MD53 CPU_MD49 CPU_MD52 CPU_MD48 CPU_MD47 CPU_MD43
CPU_MD46
CPU_MD42 CPU_DQM5
CPU_DQS5 CPU_MD45 CPU_MD41 CPU_MD44 CPU_MD40 CPU_MD39 CPU_MD35
CPU_MD38 CPU_MD34
CPU_MD37 CPU_MD33 CPU_MD36 CPU_MD32
CPU_MD31 CPU_MD27 CPU_MD30 CPU_MD26 CPU_DQM3 CPU_DQS3 CPU_MD29 CPU_MD25
CPU_MD28 CPU_MD24 CPU_MD23 CPU_MD19 CPU_MD22 CPU_MD18 CPU_DQM2 CPU_DQS2
CPU_MD21 CPU_MD17 CPU_MD20 CPU_MD16 CPU_MD15
CPU_MD11
CPU_MD14 CPU_MD10
CPU_DQS1 CPU_MD13 CPU_MD9 MD9 CPU_MD12 CPU_MD8 CPU_MD7 CPU_MD3
CPU_MD6 CPU_MD2 CPU_DQM0 CPU_DQS0 CPU_MD5 CPU_MD1 CPU_MD4 CPU_MD0
CPU_CKEA CPU_CKEB
89 7
10
6
11
5
12
4
13
3
14
2
15
1
16
89 7
10
6
11
5
12
4
13
3
14
2
15
1
16
R266 47 0402
1 2
R267 47 0402
1 2
R268 47 0402
1 2
R269 47 0402
1 2
R270 47 0402
1 2
R271 47 0402
1 2
12
12
C171
C157
C175
0.1U
0.1U
0.1U
0402
0402
0402
10%
10%
10%
16V
16V
16V
R260 0_DFS 0402 R261 0_DFS 0402
+1.25V
RP23 47*8
RPX8
RP24 47*8
RPX8
12
12
C207
C245
0.1U
0.1U
0402
0402
10%
10%
16V
16V
1 2 3 4 5 6 7 8 9
1 2 3 4 5 6 7 8 9
1 2 3 4 5 6 7 8 9
1 2 3 4 5 6 7 8 9
1 2 3 4 5 6 7 8 9
1 2 3 4 5 6 7 8 9
1 2 3 4 5 6 7 8 9
1 2 3 4 5 6 7 8 9
1 2 3 4 5 6 7 8 9
1 2 3 4 5 6 7 8 9
1 2 1 2
12
C320
0.1U
0402 10% 16V
MD63
16
10*8
15
RPX8
14 13 12 11 10
RP15
16
10*8
15
RPX8
14 13 12 11 10
RP14
16
10*8
15
RPX8
14 13 12 11 10
RP13
16
10*8
15
RPX8
14 13 12 11 10
RP12
16
10*8
15
RPX8
14 13 12 11 10
RP11
16
10*8
15
RPX8
14 13 12 11 10
RP10
16
10*8
15
RPX8
14 13 12 11 10
RP9
16
10*8
15
RPX8
14 13 12 11 10
RP8
16
10*8
15
RPX8
14 13 12 11 10
RP7
16
10*8
15
RPX8
14 13 12 11 10
DDR_BAB0[4,9] MEMADD_B10[4,9] MEMADD_B1[4,9]
MEMADD_B3[4,9]
MEMADD_B5[4,9] MEMADD_B7[4,9] MEMADD_B9[4,9] MEMADD_B12[4,9]
12
C322
0.1U
0402 10% 16V
MD59 MD62 MD58 DQM7 DQS7 MD61
MD60 MD56 MD55 MD51 MD54 MD50 DQM6 DQS6
MD53 MD49 MD52 MD48 MD47 MD43 MD46 MD42
DQM5 DQS5 MD45 MD41 MD44 MD40 MD39 MD35
MD38 MD34 DQM4CPU_DQM4 DQS4CPU_DQS4 MD37 MD33 MD36 MD32
MD31 MD27 MD30 MD26 DQM3 DQS3 MD29 MD25
MD28 MD24 MD23 MD19 MD22 MD18 DQM2 DQS2
MD21 MD17 MD20 MD16 MD15 MD11 MD14 MD10
DQM1CPU_DQM1 DQS1 MD13
MD12 MD8 MD7 MD3
MD6 MD2 DQM0 DQS0 MD5 MD1 MD4 MD0
CKEA CKEB
MD63 [9] MD59 [9] MD62 [9] MD58 [9] DQM7 [9] DQS7 [9] MD61 [9] MD57 [9]
MD60 [9] MD56 [9] MD55 [9] MD51 [9] MD54 [9] MD50 [9] DQM6 [9] DQS6 [9]
MD53 [9] MD49 [9] MD52 [9] MD48 [9] MD47 [9] MD43 [9] MD46 [9] MD42 [9]
DQM5 [9] DQS5 [9] MD45 [9] MD41 [9] MD44 [9] MD40 [9] MD39 [9] MD35 [9]
MD38 [9] MD34 [9] DQM4 [9] DQS4 [9] MD37 [9] MD33 [9] MD36 [9] MD32 [9]
MD31 [9] MD27 [9] MD30 [9] MD26 [9] DQM3 [9] DQS3 [9] MD29 [9] MD25 [9]
MD28 [9] MD24 [9] MD23 [9] MD19 [9] MD22 [9] MD18 [9] DQM2 [9] DQS2 [9]
MD21 [9] MD17 [9] MD20 [9] MD16 [9] MD15 [9] MD11 [9] MD14 [9] MD10 [9]
DQM1 [9] DQS1 [9] MD13 [9] MD9 [9] MD12 [9] MD8 [9] MD7 [9] MD3 [9]
MD6 [9] MD2 [9] DQM0 [9] DQS0 [9] MD5 [9] MD1 [9] MD4 [9] MD0 [9]
CKEA [9] CKEB [9]
DDR_BAB0 MEMADD_B10 MEMADD_B1
MEMADD_B3
MEMADD_B5 MEMADD_B7 MEMADD_B9 MEMADD_B12
12
CPU_CS1#
R169 47 0402
CPU_CS1#[4,9]
CPU_CS3#
CPU_CS3#[4,9]
CPU_CS0#
CPU_CS0#[4,9]
CPU_CS2#
CPU_CS2#[4,9]
RP26 47*8
RPX8
89
DDR_RASB#
7
10
6
11 12 13 14 15 16
10 11 12 13 14 15 16
12
C324
C790
0.1U
10U
0402
0805
10%
6.3V 16V
10%
DDR_BAB1
5 4 3
MEMADD_B2
2
MEMADD_B0
1
RP25 47*8
RPX8
89
MEMADD_B4
7 6
MEMADD_B6
5 4
MEMADD_B8
3 2
MEMADD_B11
1
12
12
12
C325
C327
C328
0.1U
0.1U
0.1U
0402
0402
0402
10%
10%
10%
16V
16V
16V
DDR_RASB# [4] DDR_BAB1 [4]
MEMADD_B2 [4] MEMADD_B0 [4]
MEMADD_B4 [4] MEMADD_B6 [4] MEMADD_B8 [4] MEMADD_B11 [4]
12
12
C329
C337
0.1U
0.1U
0402
0402
10%
10%
16V
16V
R168 47 0402 R264 47 0402
R265 47 0402
CKEB
R589 47 0402
CKEA
R165 47 0402
MD0
1
MD4
2
MD1
3
MD5
4
DQS0
5
DQM0
6
MD2
7
MD6
8 9
MD3
1
MD7
2
MD8
3
MD12
4
MD9
5
MD13
6
DQM1
7
DQS1
8 9
MD10
1
MD14
2
MD11
3
MD15
4
MD16
5
MD17
6
MD20
7
MD21
8 9
DQS2
1
DQM2
2
MD18
3
MD22
4
MD19
5
MD23
6
MD24
7
MD28
8 9
MD32
1
MD36
2
MD33
3
MD37
4
DQS4
5
DQM4
6
MD34
7
MD38
8 9
MD35
1
MD39
2
MD40
3
MD44
4
MD41
5
MD45
6
DQS5
7
DQM5
8 9
MD42
1
MD46
2
MD43
3
MD47
4
MD48
5
MD52
6
MD49
7
MD53
8 9
DQS6
1
DQM6
2
MD50
3
MD54
4
MD51
5
MD55
6
MD56
7
MD60
8 9
MD25
1
MD29
2
DQS3
3
DQM3
4
MD26
5
MD30
6
MD27
7
MD31
8 9
MD57
1
MD61
2
DQS7
3
DQM7
4
MD58
5
MD62
6
MD59
7
MD63
8 9
1 2 1 2
1 2 1 2
1 2 1 2
R01
5
4
+1.25V
12
12
C647
C646
0.01U
0.1U
0402
0402
10%
10%
25V
16V
12
12
12
12
12
RP532
16
68*8
15 14 13 12 11 10
16 15 14 13 12 11 10
16 15 14 13 12 11 10
16 15 14 13 12 11 10
16 15 14 13 12 11 10
16 15 14 13 12 11 10
16 15 14 13 12 11 10
16 15 14 13 12 11 10
RP528
16
68*8
15
RPX8
14 13 12 11 10
RP523
16
68*8
15
RPX8
14 13 12 11 10
RPX8
RP531 68*8
RPX8
RP530 68*8
RPX8
RP529 68*8
RPX8
RP527 68*8
RPX8
RP526 68*8
RPX8
RP525 68*8
RPX8
RP524 68*8
RPX8
12
12
12
12
12
12
12
12
12
3
GND
12
C648
C649
0.1U
0.01U
0402
0402
10%
10%
16V
25V
GND
12
C650
C651
0.1U
0.01U
0402
0402
10%
10%
16V
25V
GND
12
C654
C655
0.1U
0.01U
0402
0402
10%
10%
16V
25V
GND
12
C657
C656
0.01U
0.1U
0402
0402
10%
10%
25V
16V
GND
12
C658
C659
0.1U
0.01U
0402
0402
10%
10%
16V
25V
GND
12
C625
C626
0.01U
0.1U
0402
0402
10%
10%
25V
16V
GND
12
C623
C622
0.1U
0.01U
0402
0402
10%
10%
16V
25V
GND
12
C628
C627
0.01U
0.1U
0402
0402
10%
10%
25V
16V
GND
12
C634
C630
0.01U
0.1U
0402
0402
10%
10%
25V
16V
GND
12
C631
C635
0.01U
0.1U
0402
0402
10%
10%
25V
16V
GND
12
C645
C632
0.01U
0.1U
0402
0402
10%
10%
25V
16V
GND
12
C638
C637
0.01U
0.1U
0402
0402
10%
10%
25V
16V
GND
12
C639
C636
0.01U
0.1U
0402
0402
10%
10%
25V
16V
GND
12
C643
C640
0.01U
0.1U
0402
0402
10%
10%
25V
16V
Interchange to place
0.1uF and 0.01uF Caps at
GND
+1.25VS island
+1.25V
GND
12
C122 10U
0805
6.3V 10%
+1.25V
12
12
12
C181
C216
12
10U
C296
0805
10U
6.3V
0805
10%
6.3V 10%
GND
Interchange to place 0.1uF and 0.01uF Caps at +1.25V island
C354 22P/NA
1 2 0402 50V +/-10%
C355 22P
1 2 0402 50V +/-10%
C356 22P/NA
1 2 0402 50V +/-10%
C357 22P/NA
1 2 0402 50V +/-10%
C358 22P
1 2 0402 50V +/-10%
C124
0.1U
0.1U
0402
0402
10%
10%
16V
16V
+2.5V+3VS
EMI R01
Interchange to place Caps at plane cut island
2
1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2
+2.5V
+1.25V
C126 0.1U
0402 16V 10%
C182 0.1U
0402 16V 10%
C297 0.1U
0402 16V 10%
C298 0.1U
0402 16V 10%
C283 0.1U
0402 16V 10%
C192 0.1U
0402 16V 10%
C282 0.1U
0402 16V 10%
C253 0.1U
0402 16V 10%
C195 0.1U
0402 16V 10%
C188 0.1U
0402 16V 10%
C190 0.1U
0402 16V 10%
C577 0.1U
0402 16V 10%
C575 0.1U
0402 16V 10%
C593 0.1U
0402 16V 10%
C595 0.1U
0402 16V 10%
C211 0.1U
0402 16V 10%
12
12
C252
C123
0.01U
0.01U
0402
0402
10%
10%
25V
25V
+1.25V
C189 10U
1 2
6.3V0805 10%
C210 10U
1 2
6.3V0805 10%
C213 10U
1 2
6.3V0805 10%
C196 10U
1 2
6.3V0805 10%
C566 10U
1 2
6.3V0805 10%
C576 0.22U
1 2 0402 16V
C594 0.22U
1 2 0402 16V
C212 0.22U
1 2 0402 16V
GND
+2.5V
12
12
12
C250
C281 10U
0.1U
0805
0402
6.3V
10%
10%
16V
GND
+2.5V
12
12
12
C299
C279
10U
0.1U
0805
0402
6.3V
10%
10%
16V
GND
CLOSE to SO-DIMM
+2.5V+1.25V
C127 0.1U
1 2 0402 16V 10%
C163 0.1U
1 2 0402 16V 10%
C215 0.1U
1 2 0402 16V 10%
C214 0.1U
1 2 0402 16V 10%
C191 0.1U
1 2 0402 16V 10%
C187 0.1U
1 2 0402 16V 10%
C567 0.1U
1 2 0402 16V 10%
C193 0.1U
1 2 0402 16V 10%
Title
DDR_SODIMM (1/2)
Size
Document
Custom
Number
Date: Sheet
Place a cap every 1 inch on VTT trace between Clawhammer and DDR
12
12
C280
0.1U
0402 10% 16V
C277
0.1U
0402 10% 16V
C288
C278
0.01U
0.01U
0402
0402
10%
10%
25V
25V
12
12
C275
C273
0.01U
0.01U
0402
0402
10%
10%
25V
25V
Place a cap every 1 inch on VTT trace between DDR termination +1.25V & +2.5V
316685200002
1
Rev
R02
of
830Monday, August 23, 2004
A
hexainf@hotmail.com
DDR_SODIMM(2/2)
+2.5V
+DDR_VREF
4 4
DDR_CLK5[4]
DDR_CLK5#[4]
3 3
MEMADD_A12[4,8] MEMADD_A9[4,8]
MEMADD_A7[4,8] MEMADD_A5[4,8] MEMADD_A3[4,8] MEMADD_A1[4,8]
MEMADD_A10[4,8] DDR_BAA0[4,8] DDR_WEA#[4,8] CPU_CS0#[4,8] MEMADD_A13[4,8]
2 2
SMBDATA[10,15,24]
SMBCLK[10,15,24]
+2.5VS
1 1
12
12
C339 10U
0805
6.3V 10%
A
+2.5V
12
12
C340 10U
0805
6.3V 10%
C803
C341
0.1U
10U
0805
0402
6.3V
10%
10%
16V
GND
12
12
12
C805
C804
0.1U
0.1U
0402
0402
10%
10%
16V
16V
MD0 MD1
DQS0 DQM0 MD2
MD3 MD8
MD9 DQS1
MD10 MD11
DDR_CLK5 DDR_CLK5#
MD16 MD17
DQS2 MD18
MD19 MD24
MD25 DQS3
MD26 MD27
CKEA MEMADD_A12
MEMADD_A9 MEMADD_A7
MEMADD_A5 MEMADD_A3 MEMADD_A1
MEMADD_A10 DDR_BAA0 DDR_WEA# CPU_CS0# MEMADD_A13
MD32 MD33
DQS4 MD34
MD35 MD40
MD41 DQS5
MD42 MD43
MD48 MD49
DQS6 MD50
MD51 MD56
MD57 DQS7
MD58 MD59
SMBDATA SMBCLK
GND
I2C / SMB Address : A0h
12
C808
0.1U
0402 10% 16V
12
12
C809
C810
0.1U
0.1U
0402
0402
10%
10%
16V
16V
1 3 5 7
9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39
41 43 45 47 49 51 53 55 57 59 61 63 65 67 69 71 73 75 77 79 81 83 85 87 89 91 93 95 97 99
101 103 105 107 109 111 113 115 117 119 121 123 125 127 129 131 133 135 137 139 141 143 145 147 149 151 153 155 157 159 161 163 165 167 169 171 173 175 177 179 181 183 185 187 189 191 193 195 197 199
C812
0.1U
0402 10% 16V
R01
J510
0.6MM/200P/H9.2
QUASAR CA0144-200N01 291000612003
B
MD[0:63][8] DQS[0:7][8] DQM[0:7][8]
2 4
MD4
6
MD5
8 10 12
MD6
14 16
MD7
18
MD12
20 22
MD13
24
DQM1
26 28
MD14
30
MD15
32 34 36 38 40
MD20
42
MD21
44 46
DQM2
48
MD22
50 52
MD23
54
MD28
56 58
MD29
60
DQM3
62 64
MD30
66
MD31
68 70 72 74 76 78 80 82 84 86 88 90 92 94
CKEA
96 98
MEMADD_A11
100
MEMADD_A8
102 104
MEMADD_A6
106
MEMADD_A4
108
MEMADD_A2
110
MEMADD_A0
112 114
DDR_BAA1
116
DDR_RASA#
118
DDR_CASA#
120
CPU_CS1#
122 124 126
MD36
128
MD37
130 132
DQM4
134
MD38
136 138
MD39
140
MD44
142 144
MD45
146
DQM5
148 150
MD46
152
MD47
154 156
DDR_CLK7#
158
DDR_CLK7
160 162
MD52
164
MD53
166 168
DQM6
170
MD54
172 174
MD55
176
MD60
178 180
MD61
182
DQM7
184 186
MD62
188
MD63
190 192 194 196 198 200
+DDR_VREF
12
GND
CKEA [8] MEMADD_A11 [4,8]
MEMADD_A8 [4,8] MEMADD_A6 [4,8]
MEMADD_A4 [4,8] MEMADD_A2 [4,8] MEMADD_A0 [4,8]
DDR_BAA1 [4,8] DDR_RASA# [4,8] DDR_CASA# [4,8] CPU_CS1# [4,8]
DDR_CLK7# [4] DDR_CLK7 [4]
+DDR_VREF
12
C238
C239
0.01U
0.1U
0402
0402
10%
10%
25V
16V
MD[0:63] DQS[0:7] DQM[0:7]
C
+2.5V
+DDR_VREF
+DDR_VREF
MD0 MD1
DQS0 MD2
MD3 MD8
MD9 DQS1
MD10 MD11
DDR_CLK4[4]
DDR_CLK4#[4]
CKEB[8]
MEMADD_B12[4,8] MEMADD_B9[4,8]
MEMADD_B7[4,8] MEMADD_B5[4,8] MEMADD_B3[4,8] MEMADD_B1[4,8]
MEMADD_B10[4,8] DDR_BAB0[4,8] DDR_WEB#[4,8] CPU_CS2#[4,8] MEMADD_B13[4,8]
+2.5VS
DDR_CLK4 DDR_CLK4#
MD16
DQS2 MD18
MD19 MD24
MD25 DQS3
MD26 MD27
CKEB
MEMADD_B12 MEMADD_B9
MEMADD_B7 MEMADD_B5 MEMADD_B3 MEMADD_B1
MEMADD_B10 DDR_BAB0 DDR_WEB# CPU_CS2# MEMADD_B13
MD32 MD33
DQS4 MD34
MD35 MD40
MD41 DQS5
MD42 MD43
MD48 MD49
DQS6 MD50
MD51 MD56
MD57 DQS7
MD58 MD59
SMBDATA SMBCLK
GND
J511
1 3 5 7
9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39
41 43 45 47 49 51 53 55 57 59 61 63 65 67 69 71 73 75 77 79 81 83 85 87 89 91 93 95 97 99
101 103 105 107 109 111 113 115 117 119 121 123 125 127 129 131 133 135 137 139 141 143 145 147 149 151 153 155 157 159 161 163 165 167 169 171 173 175 177 179 181 183 185 187 189 191 193 195 197 199
0.6MM/200P/H5.2
QUASAR CA0075-200N01 331660020004
D
2 4
MD4
6
MD5
8 10
DQM0
12
MD6
14 16
MD7
18
MD12
20 22
MD13
24
DQM1
26 28
MD14
30
MD15
32 34 36 38 40
MD20
42
MD21MD17
44 46
DQM2
48
MD22
50 52
MD23
54
MD28
56 58
MD29
60
DQM3
62 64
MD30
66
MD31
68 70 72 74 76 78 80 82 84 86 88 90 92 94
CKEB
96 98
MEMADD_B11
100
MEMADD_B8
102 104
MEMADD_B6
106
MEMADD_B4
108
MEMADD_B2
110
MEMADD_B0
112 114
DDR_BAB1
116
DDR_RASB#
118
DDR_CASB#
120
CPU_CS3#
122 124 126
MD36
128
MD37
130 132
DQM4
134
MD38
136 138
MD39
140
MD44
142 144
MD45
146
DQM5
148 150
MD46
152
MD47
154 156
DDR_CLK6#
158
DDR_CLK6
160 162
MD52
164
MD53
166 168
DQM6
170
MD54
172 174
MD55
176
MD60
178 180
MD61
182
DQM7
184 186
MD62
188
MD63
190 192 194 196 198 200
MEMADD_B11 [4] MEMADD_B8 [4]
MEMADD_B6 [4] MEMADD_B4 [4] MEMADD_B2 [4] MEMADD_B0 [4]
DDR_BAB1 [4] DDR_RASB# [4] DDR_CASB# [4,8] CPU_CS3# [4,8]
DDR_CLK6# [4] DDR_CLK6 [4]
+2.5VS
12
E
CLOSE to SO-DIMM
+2.5V
+DDR_VREF
12
R591
49.9
0402 1%
C564 1U
12
0402 +/-10%
6.3V
12
R592
49.9
0402 1%
GND
C565
0.1U
0402 10% 16V
I2C / SMB Address : A2h
12
C272 10U
0805
6.3V 10%
12
C289
0.1U
0402 10%
16V
CLOSE to DIMM
12
12
C242
C244
0.1U
0.1U
0402
0402
10%
10%
16V
16V
12
12
C290
C291
0.1U
0.1U
0402
0402
10%
10%
16V
16V
12
12
C619
0.1U
0402 10% 16V
12
12
C292
0.1U
0402 10% 16V
C
12
12
C248
C274
0.1U
0.1U
0402
0402
10%
10%
16V
16V
12
12
C294
C293
0.1U
0.1U
0402
0402
10%
10%
16V
16V
12
12
C241
0.1U
0402 10%
16V
12
C246
0.1U
0402 10%
16V
12
C249
C219
0.1U
0402 10% 16V
C276
0.1U
0402 10% 16V
C243
0.1U
0.1U
0402
0402
10%
10%
16V
16V
12
C251
0.1U
0402 10% 16V
GND
D
Title
DDR_SODIMM (2/2)
Size
Document
Custom
Date: Sheet
Number
316685200002
E
Rev
R02
of
930Monday, August 23, 2004
+2.5V
12
C295 10U
0805
6.3V 10%
12
B
12
12
C247
0.1U
0402 10% 16V
C592
C240
0.1U
0.1U
0402
0402
10%
10%
16V
16V
Loading...
+ 21 hidden pages
Buy Points How it Works FAQ Contact Us Questions and Suggestions Privacy Policy Cookie Policy Terms of Use