Benq r55, Quanta TW3A Schematics

1
2
3
4
5
6
7
8
PCB STACK UP
USB
PG 35
1
147Thursday, March 09, 2006
147Thursday, March 09, 2006
147Thursday, March 09, 2006
8
B1A
B1A
B1A
of
of
of
LAYER 1 : TOP LAYER 2 : SGND1
A A
LAYER 3 : IN1 LAYER 4 : IN2 LAYER 5 : VCC LAYER 6 : IN3 LAYER 7 : SGND2
RUN POWER SW
PG 43
AC/BATT CONNECTOR
BATT CHARGER
PG 40
PG 40
LAYER 8 : BOT
DDRII VR
B B
PG 39
DDRII-SODIMM1
PG 16,17
DDRII-SODIMM2
PG 16,17
SATA - HDD
DDRII 667mhz
DDRII 667mhz
SATA0
PG 29
PATA - HDD
PATA 100
PG 29
Internal ODD
C C
CD-ROM
PG 29
Azalia
Conexant Audio
CX20549-12
PG 30
AUDIO Amplifier
PG 31
MDC DAA CX20548-A
PG 32
TW3A- DESIGN
Yonah/Merom
31W/35W
(478 Micro-FCPGA)
PG 4,5
FSB 133MHZ
Calistoga PM
945PM
Integraded VGA Function
TPM1.2
PG 44
DMI interface
1466 BGA
PG
ICH7-M
652 BGA
PG 12,13,14,15
LPC
KBC
PC87541V
6,7,8,9,10,11
USB2.0 (P0~P7)
PCI Bus 33MHz
PG 36
CPU VR
PG 37
LVDS(2 Channel)
TVOUT
VGA
USB2.0 (P5)
USB2.0 (P0~P1,P4)
PCI-E, 1X
PCI-E, 1X
PCI-E, 1X
TI PC7402
PG 27
IEEE1394 3 in 1 Card reader
CONN
PG28
DC/DC +3VSUS +5VSUS
PG43
PCI-Express 16X
Panel Connector
S-Video
VGA,DVI
Bluetooth
PG 22
PG 35
PG 23
PG 33
USB2.0 I/O Ports
PG 26
LAN
PG 24
Mini PCI-E Card
PCI Express Mini Card
PG 33
Express Card x1 NEW CARD
DC/DC +3VPCU +5VPCU
PG38
PG 33
nVIDIA
NV72M/MV
(64 Bit B/W)
DDRII 16M*16(128MB) 32M*16(256MB) (Bank*4)
Magnetics88E8038/88E8055
DC/DC +1.05V +1.5V
PG37
PG 18~21
PG 25
RJ45
PG 25
Power Input LPT PORT COM PORT LAN VGA Headphone 1394 USB X 2
CLOCKS
ICS954206
PG 3
DC/DC VGA CORE
PG42
RQ6
Replicator Daughter Board
X-Bus
D D
1
Jack to Speaker
PG 31
Audio Jacks
PG 30
2
MODEM RJ 11
PG 32
3
Key Matrix
PG 34
Touch Pad
PG 34
Flash
PG 36
4
PCI ROUTING TABLE
REQ2# / GNT2#
5
IDSEL
AD17
INTERUPT
INTC#,INTD#
DEVICE
TI 7402
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
6
Date: Sheet
7
PROJECT : TW3
PROJECT : TW3
PROJECT : TW3
Quanta Computer Inc.
Quanta Computer Inc.
Quanta Computer Inc.
1
2
3
4
5
6
7
8
2
Board Stack up Description
A A
PCB Layers
Layer 1 Layer 2 Layer 3 Layer 4 Layer 5 Layer 6 Layer 7 Layer 8
TOP(Component,Other) Ground Plane IN1 IN2 Power Plane IN3 Ground Plane BOTTOM
Power On Sequencing Timing Diagram
VID VR_ON Vcc-core
B B
CPU_UP Vccp Vccp_UP
Tboot
Tsft_star_vcc
Tcpu_up
Tvccp_up
Vboot Tboot-vid-tr
Vid
Vccgmch GMCHPWRGD
Tgmch_pwrgd
CLK_ENABLE# IMVP4_PWRGD
RESET#
Dothan Power-up Timing Specifications
Tcpu_pwrgd
Td
BCLK
Tc
C C
PWRGOOD
VCC
Te
Tb
Ta
Tf
Vcc,boot
VID[5:0]
VCCP
Ta=VCC and VCCP asseration to VID[5:0] vaild Tb=VID[5:0] stable to VCC vaild Tc=BCLK stable to PWRGOOD assertion Td=PWRGOOD to RESET# de-assertion time Te=Vcc,boot vaild to PWRGOOD assertion time
Voltage Rails
Voltage Rails
VCC_CORE VCCP SMDDR_VTERM
RVCC1.5 RVCC3
VCC1.5 VCC2.5 VCC3 VCC5
1.8VSUS 3VSUS X 5VSUS
3VPCU 5VPCU 9VPCU
ACIN POWER ON TIMING
ACIN
5VPCU/3VPCU
NBSWON#
PWRBTN#
S5_ON
RSMRST#
SUSB#,SUSC#
SUSON
MAINON
VSUS,VCC
VR_ON
VCCP/1.05V
VCORE_CPU
CLK_EN#
PWROK
PLTRST#\PCIRST#
H_PWRGD
H_CPURST#
Core voltage for Processor Core voltage for CPU / NB
0.9V for DDR2 Termination voltage
99ms < t 214
2ms
ON S3
ON S4
ON S0~S2
X X X
X RVCC_ON
X X
X
X X X X
X
X X X
X
X
X
X
X
X
To ICH7
From 87541
To ICH7
From ICH7
From 87541
From 87541
From 87541
From 87541
To clock generator
To GMCH/other PCI device
From ICH7 to CPU
Form GMCH to CPU
ON S5
X X
XVLX
X X
X X
X
Control signal
0.726V~0.94V
VR_ON VR_ON
MAINON
RVCCD
MAIND MAINON MAIND MAIND
SUSON SUSD SUSD
VL
5VPCU
Voltage Rails ON S0~S1
Core voltage for Processor
VCC_CORE GMCH_VTT
Core voltage for GMCH 1.05V
0.9V for DDR II Termination voltage X MAINON
SMDDR_VTERM SMDDR_VREF
0.9V for DDR II Reference Voltage MAINON
GMCH_1.5V
1.8VSUS 1.8V for DDR II voltage X +2.5V X
3VPCU X X X X VL 3VSUS +3V
5VPCU 5VSUS +5V
VIN POWER SOURCE
AD17 PIRQ C/DREQ2# / GNT2#PCI7402
InterruptsREQ# / GNT#PCI DEVICE IDSEL#
ON S5
Control signal
VRON
MAINON SUSON MAINON
SUSON MAINON
VL SUSON MAINON
ON S3 ON S4
X X MAINON
X
X X
XX X
X XXX X X X
XXXX
D D
PROJECT : TW3
PROJECT : TW3
PROJECT : TW3
Quanta Computer Inc.
Quanta Computer Inc.
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet of
Date: Sheet
1
2
3
4
5
6
Date: Sheet
7
Quanta Computer Inc.
System Information
System Information
System Information
B1A
B1A
B1A
of
of
247Thursday, March 09, 2006
247Thursday, March 09, 2006
247Thursday, March 09, 2006
8
1
2
3
4
5
6
7
8
FSC FSB FSA CPU SRC PCI 1 0 1 100 100 33 0 0 1 133 100 33 0 1 1 166 100 33 0 1 0 200 100 33
A A
B B
0 0 0 266 100 33 1 0 0 333 100 33 1 1 0 400 100 33 1 1 1 RSVD 100 33
PM_STPPCI#14
PM_STPCPU#14
SMbus address D2
CPU_MCH_BSEL04,7
+3VRUN
1 2
FSA
1 2
+3VRUN
R172
R172 10K
10K
R171
R171 *10K_NC
*10K_NC
HB-1T2012-121JT
HB-1T2012-121JT
120 ohms@100Mhz
L21
L21
1 2
CPU_MCH_BSEL14,7 CPU_MCH_BSEL24,7
12
C438
C438
0.047u/10V
0.047u/10V
U13
U13
50
XTAL_IN
49
XTAL_OUT
10
VTT_PWRGD#/PD#
55
PCI_STOP#
54
CPU_STOP#
46
SCLK
47
SDATA
12
FSA/USB_48
16
FSB/TEST_MODE
53
FSC/TEST_SEL
48
VDD_REF
42
VDD_CPU
1
VDD_PCI_1
7
VDD_PCI_2
21
VDD_SRC0
28
VDD_SRC1
34
VDD_SRC2
11
VDD_48
39
IREF
14
DOT96
15
DOT96#
VDDA_CR
37
VDDA
CK-410M
CK-410M
GND_REF
GND_PCI_26GND_SRC29GND_CPU
GND_PCI_1
GND_48
2
51
13
38
VSSA
CPU0#
CPU1#
CPU2_ITP/SRC7
CPU2#_ITP/SRC7#
SRC6#
SRC5#
SRC4#
SRC3#
SRC2#
SRC1#
SRC0#
PCIF0/ITP_EN
45
ICS954206AGLFT
ICS954206AGLFT
250mA ( MAX. )
REF
CPU0
CPU1
SRC6
SRC5
SRC4
SRC3
SRC2
SRC1
SRC0
PCI5 PCI4 PCI3 PCI2
PCIF1
52 44
43 41
40 36
35 33
32 31
30 26
27 24
25 22
23 19
20 17
18 5
4 3 56 9 8
C419 33p/50VC419 33p/50V
12
C434
C434 33p/50V
33p/50V
12
12
C406
C406
CLK_EN# PM_STPPCI# PM_STPCPU# TI_CLK48M CLKUSB_48
CGCLK_SMB CGDAT_SMB
CLKVDD
12
C432
C432
R181 10R181 10
1 2
R180 10R180 10
1 2
R426 8.2K/FR426 8.2K/F
1 2
R408 8.2K/FR408 8.2K/F
1 2
CLK_EN#14,37
TI_CLK48M28 CLKUSB_4814
0.047u/10V
0.047u/10V
12
12
C408
C408
C445
C445
XIN
12
<500mil
Y1
Y1
14.318MHZ
14.318MHZ
XOUT
FSA FSC
VDDREF_CR
CLKVDD CLKVDD1
CLKVDD
VDD48_CR
1 2
R132 475/FR132 475/F
Iref=5mA, Ioh=4*Iref
CT_0505: Change footprint to TSSOP56-8_1-5 from TSSOP56-240
IREF
Bypass CAPs need to
0.047u/10V
R149 2.2_6R149 2.2_6
0.047u/10V
0.047u/10V
12
C446
C446
0.047u/10V
0.047u/10V
0.047u/10V
12
C444
C444
0.047u/10V
0.047u/10V
2
0.047u/10V
12
0.047u/10V
1 2
R175 2.2_6R175 2.2_6
1 2
R146 1/F_6R146 1/F_6
1 2
C C
120 ohms@100Mhz
L22
+3VRUN
D D
L22
HB-1T2012-121JT
HB-1T2012-121JT
1
12
C409
C409
12
C443
C443
0.047u/10V
0.047u/10V
4.7u/10V_8
4.7u/10V_8
12
C388
C388
12
C454
C454
4.7u/10V_8
4.7u/10V_8
12
C407
C407
0.047u/10V
0.047u/10V
VDDA_CR
4.7u/10V_8
4.7u/10V_8
CLKVDD1
12
C441
C441
4.7u/10V_8
4.7u/10V_8
VDD48_CR
VDDREF_CR
follow Bypass CAP. Routing Rule, no vias between CAP to CHIPSET VCC Pin or GND.
Connect ICH6 SMB
These are for backdrive issue
PCLK_SMB14,33
3
+3VRUN
2
2
Q22
Q22
PDAT_SMB
PCLK_SMB CGCLK_SMB
4
3 1
RHU002N06
RHU002N06
+3VRUN
Q23
Q23
3 1
RHU002N06
RHU002N06
1
2
4
RP27
RP27
2.2Kx2
2.2Kx2
3
CGDAT_SMB
CT_0229: Change MOS to RHU002N06 due to layout concern.
5
Place these termination to close CK410M. Cause those Pin-out is for Current-Mode.
R135 49.9/FR135 49.9/F
1 2
R131 49.9/FR131 49.9/F
1 2
R133 49.9/FR133 49.9/F
1 2
R134 49.9/FR134 49.9/F
1 2
14M_REF R_HCLK_CPU
R_HCLK_CPU# R_HCLK_MCH
R_HCLK_MCH# R_PCIE_VGA
R_PCIE_VGA# R_PCIE_LAN
R_PCIE_LAN#
R_MCH_3GPLL# CLK_MCH_3GPLL# R_PCIE_SATA
R_PCIE_SATA# R_PCIE_ICH
R_PCIE_MINI R_PCIE_MINI#
R_PCIE_NEW# CLK_PCIE_NEW_C#
R_PCLK_SIO R_PCLK_PCM R_PCLK_LPC_DEBUG R_PCLK_TPM R_PCLK_ICH PCIF0
Tie to VCC (Logic 1) is for ITP using. Tie to GND (Logic 0) is for PCIE using.
RP33
RP33
4 2
RP34
RP34
4 2
RP35
RP35
4 2
RP31
RP31
4 2
RP32
RP32
4 2
RP40
RP40
2 4
RP39
RP39
2 4
RP38
RP38
2 4
RP37
RP37
2 4
1 2
R177 10KR177 10K
1 2
R170 *10KR170 *10K
1 2
R178 10KR178 10K
Connect DDR Module's SMB
CGDAT_SMB 16PDAT_SMB14,33
CGCLK_SMB 16
3
33x2
33x2
1 3
33x2
33x2
1
CLK_PCIE_VGA
3
CLK_PCIE_VGA#
1
33x2
33x2
CLK_PCIE_LAN
3
CLK_PCIE_LAN#
1
33x2
33x2
CLK_MCH_3GPLLR_MCH_3GPLL
3 1
33x2
33x2
CLK_PCIE_SATA
1
CLK_PCIE_SATA#
3
33x2
33x2
CLK_PCIE_ICH
1
CLK_PCIE_ICH#R_PCIE_ICH#
3
33x2
33x2
CLK_PCIE_MINI
1
CLK_PCIE_MINI#
3
33x2
33x2
CLK_PCIE_NEW_CR_PCIE_NEW
1 3
33x2
33x2
R169 33/FR169 33/F
1 2
R176 33/FR176 33/F
1 2
R173 33/FR173 33/F
1 2
R144 *33_4R144 *33_4
1 2
R179 33/FR179 33/F
1 2
6
3
R145 33/FR145 33/F
1 2
CLK_CPU_BCLK 4 CLK_CPU_BCLK# 4
CLK_MCH_BCLK 6 CLK_MCH_BCLK# 6
CLK_PCIE_VGA 18 CLK_PCIE_VGA# 18
CLK_PCIE_LAN 24 CLK_PCIE_LAN# 24
CLK_PCIE_3GPLL 7 CLK_PCIE_3GPLL# 7
CLK_PCIE_SATA 12 CLK_PCIE_SATA# 12
CLK_PCIE_ICH 13 CLK_PCIE_ICH# 13
CLK_PCIE_MINI 33 CLK_PCIE_MINI# 33
CLK_PCIE_NEW_C 33 CLK_PCIE_NEW_C# 33
PCIF1
1:100 Mhz 0:96 Mhz
CLK_PCIE_VGA CLK_PCIE_VGA#
CLK_PCIE_LAN CLK_PCIE_LAN#
CLK_PCIE_MINI CLK_PCIE_MINI#
CLK_PCIE_NEW_C CLK_PCIE_NEW_C#
CLK_MCH_3GPLL CLK_MCH_3GPLL#
CLK_PCIE_SATA CLK_PCIE_SATA#
CLK_PCIE_ICH CLK_PCIE_ICH#
0816a
RP28 49.9x2RP28 49.9x2
RP29 49.9x2RP29 49.9x2
RP42 49.9x2RP42 49.9x2
RP41 49.9x2RP41 49.9x2
RP30 49.9x2RP30 49.9x2
RP44 49.9x2RP44 49.9x2
RP43 49.9x2RP43 49.9x2
PCLK_541 36 PCLK_PCM 27 PCLK_LPC_DEBUG 33 PCLK_TPM 44 PCLK_ICH 13
+3VRUN
Place these termination to close CK410M. Cause those Pin-out is for Current-Mode.
PROJECT : TW3
PROJECT : TW3
PROJECT : TW3
Quanta Computer Inc.
Quanta Computer Inc.
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
CLOCK GENERATOR
CLOCK GENERATOR
CLOCK GENERATOR
Date: Sheet
Date: Sheet
Date: Sheet
Quanta Computer Inc.
7
14M_ICH 14
12
C405
C405 *10p
*10p
2
1
4
3
2
1
4
3
4
3
2
1
4
3
2
1
2
1
4
3
4
3
2
1
4
3
2
1
of
of
of
347Thursday, March 09, 2006
347Thursday, March 09, 2006
347Thursday, March 09, 2006
8
B1A
B1A
B1A
1
H_A#[31:3]6
A A
H_ADSTB#06 H_REQ#[4:0]6
H_A#[31:3]
H_ADSTB#16
H_A20M#12
H_STPCLK#12
H_FERR#12
H_IGNNE#12
H_INTR12
H_NMI12
H_SMI#12
XDP_TMS
XDP_TDI
XDP_BPM#5
XDP_TDO
H_CPURST#
XDP_TCK
XDP_TRST#
1
1 2
R3 39.2/FR3 39.2/F
1 2
R1 150/FR1 150/F
R5 54.9/FR5 54.9/F
1 2
R403 *51_NCR403 *51_NC
R402 54.9/FR402 54.9/F
R4 27.4/FR4 27.4/F
R2 680R2 680
12
12
B B
C C
D D
H_A#3 H_A#4 H_A#5 H_A#6 H_A#7 H_A#8 H_A#9 H_A#10 H_A#11 H_A#12 H_A#13 H_A#14 H_A#15 H_A#16
H_REQ#0 H_REQ#1 H_REQ#2 H_REQ#3 H_REQ#4
H_A#17 H_A#18 H_A#19 H_A#20 H_A#21 H_A#22 H_A#23 H_A#24 H_A#25 H_A#26 H_A#27 H_A#28 H_A#29 H_A#30 H_A#31
+1.05V
2
U25A
U25A
J4
A[3]#
L4
A[4]#
M3
A[5]#
K5
A[6]#
M1
A[7]#
N2
A[8]#
J1
A[9]#
N3
A[10]#
P5
A[11]#
P2
A[12]#
L1
A[13]#
P4
A[14]#
P1
A[15]#
R1
A[16]#
L2
ADSTB[0]#
K3
REQ[0]#
H2
REQ[1]#
K2
REQ[2]#
J3
REQ[3]#
L5
REQ[4]#
Y2
A[17]#
U5
A[18]#
R3
A[19]#
W6
A[20]#
U4
A[21]#
Y5
A[22]#
U2
A[23]#
R4
A[24]#
T5
A[25]#
T3
A[26]#
W3
A[27]#
W5
A[28]#
Y4
A[29]#
W2
A[30]#
Y1
A[31]#
V4
ADSTB[1]#
A6
A20M#
A5
FERR#
C4
IGNNE#
D5
STPCLK#
C6
LINT0
B4
LINT1
A3
SMI#
AA1
RSVD[01]#
AA4
RSVD[02]#
AB2
RSVD[03]#
AA3
RSVD[04]#
M4
RSVD[05]#
N5
RSVD[06]#
T2
RSVD[07]#
V3
RSVD[08]#
B2
RSVD[09]#
C3
RSVD[10]#
B25
RSVD[11]#
PZ47903-2741-01
PZ47903-2741-01
2
ADDR GROUP 0
ADDR GROUP 0
CONTROL
CONTROL
XDP/ITP SIGNALS
XDP/ITP SIGNALS
PROCHOT THERMDA THERMDC
THERMTRIP#
THERMH CLK
THERMH CLK
RSVD[12]#
RSVD[13]# RSVD[14]# RSVD[15]# RSVD[16]#
RESERVED
RESERVED
RSVD[17]# RSVD[18]# RSVD[19]# RSVD[20]#
FANLESS#36
ADS#
BNR#
BPRI#
DEFER#
DRDY# DBSY#
BR0#
IERR#
INIT#
LOCK#
RESET#
RS[0]# RS[1]# RS[2]#
TRDY#
HIT#
HITM#
BPM[0]# BPM[1]# BPM[2]# BPM[3]#
PRDY# PREQ#
TCK TDO
TMS
TRST#
DBR#
BCLK[0] BCLK[1]
TDI
3
H1 E2 G5
H5 F21 E1
F1 D20
B3 H4 B1
H_RS#0
F3
H_RS#1
F4
H_RS#2
G3 G2
G6 E4
AD4 AD3 AD1 AC4 AC2 AC1 AC5 AA6 AB3 AB5 AB6 C20
H_PROCHOT#
D21
H_THERMDA
A24
H_THERMDC
A25
PM_THRMTRIP#
C7
A22 A21
T22
D2 F6 D3 C1 AF1 D22 C23 C24
2
3
XDP_BPM#5 XDP_TCK XDP_TDI XDP_TDO XDP_TMS XDP_TRST# XDP_DBRESET#
T49 PADT49 PAD
T48 PADT48 PAD
+1.05V
2
1 3
Q11
Q11 MMBT3904
MMBT3904
+5VRUN
R307
R307 100K
100K
Q3
Q3 DTC144EUA
DTC144EUA
1 3
H_ADS# 6 H_BNR# 6 H_BPRI# 6
H_DEFER# 6 H_DRDY# 6 H_DBSY# 6
H_BREQ#0 6
H_INIT# 12 H_LOCK# 6
H_CPURST# 6
H_RS#[2:0] 6
H_TRDY# 6 H_HIT# 6
H_HITM# 6
H_THERMDA 5 H_THERMDC 5
PM_THRMTRIP# 7,12
CLK_CPU_BCLK 3 CLK_CPU_BCLK# 3
+3V_S5
R101
R101 1K/F
1K/F
R99
R99 *10K
*10K
THERM_CPUDIE_L#PM_THRMTRIP#
4
+1.05V
+1.05V
R30556R305 56
XDP PU_R < 0.2"
+1.05V
R16
R16 75/F
75/F
R316
R316 1K/F
1K/F
R315
R315 2K/F
2K/F
R97 0R97 0
H_PROCHOT#
3
Q20
Q20 2N7002K
2N7002K
2
1
3
Q4 2N7002KQ42N7002K
2
1
4
+1.05V 5,6,7,9,10,12,15,41,43,44
Near to MCH <500mils
H_D#[63:0]6
H_DSTBN#06 H_DSTBP#06 H_DINV#06
+1.05V
H_DSTBN#16 H_DSTBP#16 H_DINV#16
H_GTLREF
20/15mils
CPU_MCH_BSEL03,7 CPU_MCH_BSEL13,7 CPU_MCH_BSEL23,7
5
H_D#[63:0]
R314
R314 R31951R319
THERM_CPUDIE# 36
VGA_ALERT 19
5
H_D#0 H_D#1 H_D#2 H_D#3 H_D#4 H_D#5 H_D#6 H_D#7 H_D#8 H_D#9 H_D#10 H_D#11 H_D#12 H_D#13 H_D#14 H_D#15
H_D#16 H_D#17 H_D#18 H_D#19 H_D#20 H_D#21 H_D#22 H_D#23 H_D#24 H_D#25 H_D#26 H_D#27 H_D#28 H_D#29 H_D#30 H_D#31
*1K_4
*1K_4 51
AD26
H22 F23 G25 E25 E23 K24 G24
H26 F26 K22 H25 H23 G22
N22 K25 P26 R23
M23 P25 P22 P23 T24 R24
T25 N24 M24 N25 M26
C26 D25
B22 B23 C21
E22 F24 E26
J24 J23
J26
L25 L22 L23
L26
U25B
U25B
D[0]# D[1]# D[2]#
DATA GRP 0 DATA GRP 1
DATA GRP 0 DATA GRP 1
D[3]# D[4]# D[5]# D[6]# D[7]# D[8]# D[9]# D[10 D[11]# D[12]# D[13]# D[14]# D[15]# DSTBN[0]# DSTBP[0]# DINV[0]#
D[16]# D[17]# D[18]# D[19]# D[20]# D[21]# D[22]# D[23]# D[24]# D[25]# D[26]# D[27]# D[28]# D[29]# D[30]# D[31]# DSTBN[1]# DSTBP[1]# DINV[1]#
GTLREF
MISC
MISC
TEST1 TEST2
BSEL[0] BSEL[1] BSEL[2]
PZ47903-2741-01
PZ47903-2741-01
6
D[32]# D[33]# D[34]# D[35]# D[36]# D[37]# D[38]# D[39]# D[40]# D[41]#
DATA GRP 2
DATA GRP 2
D[42]# D[43]# D[44]# D[45]# D[46]# D[47]#
DSTBN[2]#
DSTBP[2]#
DINV[2]#
D[48]# D[49]# D[50]# D[51]# D[52]# D[53]# D[54]# D[55]# D[56]# D[57]#
DATA GRP 3
DATA GRP 3
D[58]# D[59]# D[60]# D[61]# D[62]# D[63]#
DSTBN[3]#
DSTBP[3]#
DINV[3]# COMP[0]
COMP[1] COMP[2] COMP[3]
DPRSTP#
DPSLP#
DPWR#
PWRGOOD
SLP#
PSI#
XDP_DBRESET#
H_PROCHOT#
6
AA23 AB24 V24 V26 W25 U23 U25 U22 AB25 W22 Y23 AA26 Y26 Y22 AC26 AA24 W24 Y25 V23
AC22 AC23 AB22 AA21 AB21 AC25 AD20 AE22 AF23 AD24 AE21 AD21 AE25 AF25 AF22 AF26 AD23 AE24 AC20
R26 U26 U1 V1
E5 B5 D24 D6 D7 AE6
7
H_D#[63:0]
H_D#32 H_D#33 H_D#34 H_D#35 H_D#36 H_D#37 H_D#38 H_D#39 H_D#40 H_D#41 H_D#42 H_D#43 H_D#44 H_D#45 H_D#46 H_D#47
H_D#48 H_D#49 H_D#50 H_D#51 H_D#52 H_D#53 H_D#54 H_D#55 H_D#56 H_D#57 H_D#58 H_D#59 H_D#60 H_D#61 H_D#62 H_D#63
27.4/F
27.4/F
COMP0 COMP1 COMP2 COMP3
R304 *54.9/FR304 *54.9/F
+1.05V
1 3
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
H_DSTBN#2 6 H_DSTBP#2 6 H_DINV#2 6
H_D#[63:0]
25/25mils
H_DSTBN#3 6 H_DSTBP#3 6 H_DINV#3 6
R317
R317 R31854.9/F R31854.9/F R627.4/F R627.4/F R754.9/F R754.9/F
ICH_DPRSTP# 12,37 H_DPSLP# 12 H_DPWR# 6 H_PWRGD 12 H_CPUSLP# 6,12 PSI# 37
TO VRD
00
R303
R303 *330_4
*330_4
2
Q2
Q2 *MMBT3904
*MMBT3904
Yonah/Merom (Host)
Yonah/Merom (Host)
Yonah/Merom (Host)
7
H_PWRGD is CMOS driving by ICH
+1.05V
SYS_RST# 14
VR_TT# 37
PROJECT : TW3
PROJECT : TW3
PROJECT : TW3
Quanta Computer Inc.
Quanta Computer Inc.
Quanta Computer Inc.
8
4
B1A
B1A
B1A
of
of
of
447Thursday, March 09, 2006
447Thursday, March 09, 2006
447Thursday, March 09, 2006
8
1
A A
B B
+3VRUN
2
MBDATA36,40
MBCLK36,40
C C
D D
3
3
+3VRUN
2
Q6 2N7002KQ62N7002K
Q5 2N7002KQ52N7002K
2
+1.05V
C53
C53
0.1u/10V
0.1u/10V
+3VRUN
R28
R28
R27
R27
10K
10K
10K
10K
1
1
LM86_SMD
LM86_SMC
THERM_ALERT#14
LM86_SMD 19
LM86_SMC 19
LM86_SMC LM86_SMD
THERM_ALERT#
+3VRUN
C16
C16
0.1u/10V
0.1u/10V
VCC_CORE
R19
R19 *10K
*10K
3
C17
C17
C52
C52
0.1u/10V
0.1u/10V
0.1u/10V
0.1u/10V
CH6222M9A01 22UF/10V/X5R
C18
C18 22u/10V_8
22u/10V_8
C19
C19 22u/10V_8
22u/10V_8
C35
C35 22u/10V_8
22u/10V_8
C32
C32 22u/10V_8
22u/10V_8
C49
C49 22u/10V_8
22u/10V_8
C30
C30 22u/10V_8
22u/10V_8
C39
C39 22u/10V_8
22u/10V_8
C14
C14 22u/10V_8
22u/10V_8
change to 0805
25mils
R24 200/FR24 200/F
U3
U3
8
SCLK
7
SDA
6
ALERT#
4
OVERT#
MAX6657/GMT-781
MAX6657/GMT-781
ADDRESS: 98H
C3
0.1u/10VC30.1u/10V
C36
C36 22u/10V_8
22u/10V_8
C20
C20 22u/10V_8
22u/10V_8
C46
C46 22u/10V_8
22u/10V_8
C44
C44 22u/10V_8
22u/10V_8
C26
C26 22u/10V_8
22u/10V_8
C25
C25 22u/10V_8
22u/10V_8
C43
C43 22u/10V_8
22u/10V_8
C42
C42 22u/10V_8
22u/10V_8
VCC DXP DXN GND
C4
0.1u/10VC40.1u/10V
C41
C41 22u/10V_8
22u/10V_8
C38
C38 22u/10V_8
22u/10V_8
C47
C47 22u/10V_8
22u/10V_8
C37
C37 22u/10V_8
22u/10V_8
C15
C15 22u/10V_8
22u/10V_8
C50
C50 22u/10V_8
22u/10V_8
C48
C48 22u/10V_8
22u/10V_8
C29
C29 22u/10V_8
22u/10V_8
6648VCC
1 2 3 5
C34
C34 22u/10V_8
22u/10V_8
C51
C51 22u/10V_8
22u/10V_8
C21
C21 22u/10V_8
22u/10V_8
C33
C33 22u/10V_8
22u/10V_8
C45
C45 22u/10V_8
22u/10V_8
C27
C27 22u/10V_8
22u/10V_8
C28
C28 22u/10V_8
22u/10V_8
C22
C22 22u/10V_8
22u/10V_8
C93
C93
0.1u/10V
0.1u/10V
4
AA10 AA12 AA13 AA15 AA17 AA18 AA20
AC10 AB10 AB12 AB14 AB15 AB17 AB18
10/20mils
H_THERMDA
C85
C85 2200p/50V
2200p/50V
H_THERMDC
U25C
U25C
A7
VCC[001]
A9
VCC[002]
A10
VCC[003]
A12
VCC[004]
A13
VCC[005]
A15
VCC[006]
A17
VCC[007]
A18
VCC[008]
A20
VCC[009]
B7
VCC[010]
B9
VCC[011]
B10
VCC[012]
B12
VCC[013]
B14
VCC[014]
B15
VCC[015]
B17
VCC[016]
B18
VCC[017]
B20
VCC[018]
C9
VCC[019]
C10
VCC[020]
C12
VCC[021]
C13
VCC[022]
C15
VCC[023]
C17
VCC[024]
C18
VCC[025]
D9
VCC[026]
D10
VCC[027]
D12
VCC[028]
D14
VCC[029]
D15
VCC[030]
D17
VCC[031]
D18
VCC[032]
E7
VCC[033]
E9
VCC[034]
E10
VCC[035]
E12
VCC[036]
E13
VCC[037]
E15
VCC[038]
E17
VCC[039]
E18
VCC[040]
E20
VCC[041]
F7
VCC[042]
F9
VCC[043]
F10
VCC[044]
F12
VCC[045]
F14
VCC[046]
F15
VCC[047]
F17
VCC[048]
F18
VCC[049]
F20
VCC[050]
AA7
VCC[051]
AA9
VCC[052] VCC[053] VCC[054] VCC[055] VCC[056] VCC[057] VCC[058] VCC[059]
AB9
VCC[060] VCC[061] VCC[062] VCC[063] VCC[064] VCC[065] VCC[066] VCC[067]
PZ47903-2741-01
PZ47903-2741-01
VCC[68] VCC[69] VCC[70] VCC[71] VCC[72] VCC[73] VCC[74] VCC[75] VCC[76] VCC[77] VCC[78] VCC[79] VCC[80] VCC[81] VCC[82] VCC[83] VCC[84] VCC[85] VCC[86] VCC[87] VCC[88] VCC[89] VCC[90] VCC[91] VCC[92] VCC[93] VCC[94] VCC[95] VCC[96] VCC[97] VCC[98] VCC[99]
VCC[100] VCCP[01]
VCCP[02] VCCP[03] VCCP[04] VCCP[05] VCCP[06] VCCP[07] VCCP[08] VCCP[09] VCCP[10] VCCP[11] VCCP[12] VCCP[13] VCCP[14] VCCP[15] VCCP[16]
VCCA
VID[0] VID[1] VID[2] VID[3] VID[4] VID[5] VID[6]
VCCSENSE VSSSENSE
H_THERMDA 4
H_THERMDC 4
AB20 AB7 AC7 AC9 AC12 AC13 AC15 AC17 AC18 AD7 AD9 AD10 AD12 AD14 AD15 AD17 AD18 AE9 AE10 AE12 AE13 AE15 AE17 AE18 AE20 AF9 AF10 AF12 AF14 AF15 AF17 AF18 AF20
V6 G21 J6 K6 M6 J21 K21 M21 N21 N6 R21 R6 T21 T6 V21 W21
B26
AD6 AF5 AE5 AF4 AE3 AF2 AE2
AF7 AE7
5
VCC_COREVCC_CORE
+3VRUN
H_VID0 H_VID1 H_VID2 H_VID3 H_VID4 H_VID5 H_VID6
VCCSENSE VSSSENSE
R20
R20 *10K
*10K
+1.05V VCC_CORE +1.5V
Use 1% R
H_VID0 37 H_VID1 37 H_VID2 37 H_VID3 37 H_VID4 37 H_VID5 37 H_VID6 37
THERM_OVER# 19,38
6
+1.05V 4,6,7,9,10,12,15,41,43,44 VCC_CORE 37,43,44 +1.5V 7,9,10,13,15,33,41,43,44
+1.05V
C2
C2
ESR :12m ohm
330U/2.5V/ESR-9/POS
330U/2.5V/ESR-9/POS
+
+
+1.5V
VCC_CORE
R15
R15 100/F
100/F
Connect to PWM , special layout
R14
R14 100/F
100/F
+1.5V
C603
C603
0.01u/16V
0.01u/16V
VCCSENSE 37 VSSSENSE 37
C604
C604 10u/10V_8
10u/10V_8
7
U25D
U25D
A4
VSS[001] VSS[002] VSS[003] VSS[004] VSS[005] VSS[006] VSS[007] VSS[008] VSS[009] VSS[010] VSS[011] VSS[012] VSS[013] VSS[014] VSS[015] VSS[016] VSS[017] VSS[018] VSS[019] VSS[020] VSS[021] VSS[022] VSS[023] VSS[024] VSS[025] VSS[026] VSS[027] VSS[028] VSS[029] VSS[030] VSS[031] VSS[032] VSS[033] VSS[034] VSS[035] VSS[036] VSS[037] VSS[038] VSS[039] VSS[040] VSS[041] VSS[042] VSS[043] VSS[044] VSS[045] VSS[046] VSS[047] VSS[048] VSS[049] VSS[050] VSS[051] VSS[052] VSS[053] VSS[054] VSS[055] VSS[056] VSS[057] VSS[058] VSS[059] VSS[060] VSS[061] VSS[062] VSS[063] VSS[064] VSS[065] VSS[066] VSS[067] VSS[068] VSS[069] VSS[070] VSS[071] VSS[072] VSS[073] VSS[074] VSS[075] VSS[076] VSS[077] VSS[078] VSS[079] VSS[080] VSS[081]
PZ47903-2741-01
PZ47903-2741-01
VSS[082] VSS[083] VSS[084] VSS[085] VSS[086] VSS[087] VSS[088] VSS[089] VSS[090] VSS[091] VSS[092] VSS[093] VSS[094] VSS[095] VSS[096] VSS[097] VSS[098] VSS[099] VSS[100] VSS[101] VSS[102] VSS[103] VSS[104] VSS[105] VSS[106] VSS[107] VSS[108] VSS[109] VSS[110] VSS[111] VSS[112] VSS[113] VSS[114] VSS[115] VSS[116] VSS[117] VSS[118] VSS[119] VSS[120] VSS[121] VSS[122] VSS[123] VSS[124] VSS[125] VSS[126] VSS[127] VSS[128] VSS[129] VSS[130] VSS[131] VSS[132] VSS[133] VSS[134] VSS[135] VSS[136] VSS[137] VSS[138] VSS[139] VSS[140] VSS[141] VSS[142] VSS[143] VSS[144] VSS[145] VSS[146] VSS[147] VSS[148] VSS[149] VSS[150] VSS[151] VSS[152] VSS[153] VSS[154] VSS[155] VSS[156] VSS[157] VSS[158] VSS[159] VSS[160] VSS[161] VSS[162]
M22 M25
N23 N26
A11 A14 A16 A19 A23 A26
B11 B13 B16 B19 B21 B24
C11 C14 C16 C19
C22 C25
D11 D13 D16 D19 D23 D26
E11 E14 E16 E19 E21 E24
F11 F13 F16 F19
F22 F25
G23 G26
H21 H24
K23 K26
L21 L24
A8
B6 B8
C5 C8
C2
D1 D4 D8
E3 E6 E8
F5 F8
F2
G4 G1
H3 H6
J2
J5 J22 J25
K1 K4
L3 L6
M2 M5
N1 N4
P3
P6 P21 P24 R2 R5 R22 R25 T1 T4 T23 T26 U3 U6 U21 U24 V2 V5 V22 V25 W1 W4 W23 W26 Y3 Y6 Y21 Y24 AA2 AA5 AA8 AA11 AA14 AA16 AA19 AA22 AA25 AB1 AB4 AB8 AB11 AB13 AB16 AB19 AB23 AB26 AC3 AC6 AC8 AC11 AC14 AC16 AC19 AC21 AC24 AD2 AD5 AD8 AD11 AD13 AD16 AD19 AD22 AD25 AE1 AE4 AE8 AE11 AE14 AE16 AE19 AE23 AE26 AF3 AF6 AF8 AF11 AF13 AF16 AF19 AF21 AF24
8
5
PROJECT : TW3
PROJECT : TW3
add hardware protect
Size Document Number Rev
Size Document Number Rev
Unstall R267 , Q28 , Q26 for Intel sighting -> CPU thermal die bug /0506
1
2
3
4
5
6
Size Document Number Rev
Yonah/Merom (Power/NC)
Yonah/Merom (Power/NC)
Yonah/Merom (Power/NC)
Date: Sheet
Date: Sheet
Date: Sheet
7
PROJECT : TW3
Quanta Computer Inc.
Quanta Computer Inc.
Quanta Computer Inc.
of
of
of
547Thursday, March 09, 2006
547Thursday, March 09, 2006
547Thursday, March 09, 2006
8
B1A
B1A
B1A
1
2
3
4
5
6
7
8
H_XRCOMP
R323
R323
24.9/F
+1.05V
+1.05V
+1.05V
+1.05V
24.9/F
R322
R322
54.9/F
54.9/F
R33
R33 221/F
221/F
R32
R32 100/F
100/F
R324
R324
54.9/F
54.9/F
R325
R325 221/F
221/F
R326
R326 100/F
100/F
R327
R327
24.9/F
24.9/F
A A
B B
C C
D D
H_XSCOMP
H_XSWING
H_YSCOMP
H_YSWING
H_YRCOMP
15 mils/10mils
C120
C120
0.1u/10V
0.1u/10V
C609
C609
0.1u/10V
0.1u/10V
15 mils/10mils
1
CLK_MCH_BCLK3 CLK_MCH_BCLK#3
2
H_D#[63:0]4
H_XRCOMP H_XSCOMP H_XSWING
H_YRCOMP H_YSCOMP H_YSWING
H_D#0 H_D#1 H_D#2 H_D#3 H_D#4 H_D#5 H_D#6 H_D#7 H_D#8 H_D#9 H_D#10 H_D#11 H_D#12 H_D#13 H_D#14 H_D#15 H_D#16 H_D#17 H_D#18 H_D#19 H_D#20 H_D#21 H_D#22 H_D#23 H_D#24 H_D#25 H_D#26 H_D#27 H_D#28 H_D#29 H_D#30 H_D#31 H_D#32 H_D#33 H_D#34 H_D#35 H_D#36 H_D#37 H_D#38 H_D#39 H_D#40 H_D#41 H_D#42 H_D#43 H_D#44 H_D#45 H_D#46 H_D#47 H_D#48 H_D#49 H_D#50 H_D#51 H_D#52 H_D#53 H_D#54 H_D#55 H_D#56 H_D#57 H_D#58 H_D#59 H_D#60 H_D#61 H_D#62 H_D#63
T51 PADT51 PAD
T50 PADT50 PAD
Short Stub < 100mils extract from same point
3
K11 T10
W11
U11 T11
AB7 AA9
Y10 AB8
AA4 AA7 AA2 AA6
AA10
AA1 AB4
AC9 AB11 AC11
AB3
AC2
AD1
AD9
AC1
AD7
AC6
AB5 AD10
AD4
AC8
AG2 AG1
F1
J1
H1
J6 H3 K2 G1 G2 K9 K1 K7
J8 H4
J3 G4
T3 U7 U9
W9
T1 T8 T4
W7
U5 T9
W6
T5
W4 W3
Y3 Y7
W5
W2
Y8
E1 E2 E4
Y1 U1
W1
U32A
U32A
H_D#_0 H_D#_1 H_D#_2 H_D#_3 H_D#_4 H_D#_5 H_D#_6 H_D#_7 H_D#_8 H_D#_9 H_D#_10 H_D#_11 H_D#_12 H_D#_13 H_D#_14 H_D#_15 H_D#_16 H_D#_17 H_D#_18 H_D#_19 H_D#_20 H_D#_21 H_D#_22 H_D#_23 H_D#_24 H_D#_25 H_D#_26 H_D#_27 H_D#_28 H_D#_29 H_D#_30 H_D#_31 H_D#_32 H_D#_33 H_D#_34 H_D#_35 H_D#_36 H_D#_37 H_D#_38 H_D#_39 H_D#_40 H_D#_41 H_D#_42 H_D#_43 H_D#_44 H_D#_45 H_D#_46 H_D#_47 H_D#_48 H_D#_49 H_D#_50 H_D#_51 H_D#_52 H_D#_53 H_D#_54 H_D#_55 H_D#_56 H_D#_57 H_D#_58 H_D#_59 H_D#_60 H_D#_61 H_D#_62 H_D#_63
H_XRCOMP H_XSCOMP H_XSWING
H_YRCOMP H_YSCOMP H_YSWING
H_CLKIN H_CLKIN#
945PM
945PM
4
H_ADSTB#_0 H_ADSTB#_1
HOST
HOST
H_DSTBN#_0 H_DSTBN#_1 H_DSTBN#_2 H_DSTBN#_3
H_DSTBP#_0 H_DSTBP#_1 H_DSTBP#_2 H_DSTBP#_3
H_A#_3 H_A#_4 H_A#_5 H_A#_6 H_A#_7 H_A#_8
H_A#_9 H_A#_10 H_A#_11 H_A#_12 H_A#_13 H_A#_14 H_A#_15 H_A#_16 H_A#_17 H_A#_18 H_A#_19 H_A#_20 H_A#_21 H_A#_22 H_A#_23 H_A#_24 H_A#_25 H_A#_26 H_A#_27 H_A#_28 H_A#_29 H_A#_30 H_A#_31
H_ADS#
H_VREF_0
H_BNR#
H_BPRI#
H_BREQ#0
H_CPURST#
H_DBSY#
H_DEFER#
H_DPWR#
H_DRDY#
H_VREF_1
H_DINV#_0 H_DINV#_1 H_DINV#_2 H_DINV#_3
H_HIT#
H_HITM#
H_LOCK#
H_REQ#_0 H_REQ#_1 H_REQ#_2 H_REQ#_3 H_REQ#_4
H_RS#_0 H_RS#_1 H_RS#_2
H_SLPCPU#
H_TRDY#
H9 C9 E11 G11 F11 G12 F9 H11 J12 G14 D9 J14 H13 J15 F14 D12 A11 C11 A12 A13 E13 G13 F12 B12 B14 C12 A14 C14 D14
E8 B9 C13 J13 C6 F6 C7 B7 A7 C3 J9 H8 K13
J7 W8 U3 AB10
K4 T7 Y5 AC4
K3 T6 AA5 AC5
D3 D4 B3
D8 G8 B8 F8 A8
B4 E6 D6
E3 E7
H_A#3 H_A#4 H_A#5 H_A#6 H_A#7 H_A#8 H_A#9 H_A#10 H_A#11 H_A#12 H_A#13 H_A#14 H_A#15 H_A#16 H_A#17 H_A#18 H_A#19 H_A#20 H_A#21 H_A#22 H_A#23 H_A#24 H_A#25 H_A#26 H_A#27 H_A#28 H_A#29 H_A#30 H_A#31
H_DINV#0 H_DINV#1 H_DINV#2 H_DINV#3
H_DSTBN#0 H_DSTBN#1 H_DSTBN#2 H_DSTBN#3
H_DSTBP#0 H_DSTBP#1 H_DSTBP#2 H_DSTBP#3
H_REQ#0 H_REQ#1 H_REQ#2 H_REQ#3 H_REQ#4
H_RS#0 H_RS#1 H_RS#2
5
H_A#[31:3] 4
H_ADS# 4 H_ADSTB#0 4 H_ADSTB#1 4
H_BNR# 4 H_BPRI# 4 H_BREQ#0 4 H_CPURST# 4 H_DBSY# 4 H_DEFER# 4 H_DPWR# 4 H_DRDY# 4
H_DINV#[3:0] 4
H_DSTBN#[3:0] 4
H_DSTBP#[3:0] 4
H_HIT# 4 H_HITM# 4 H_LOCK# 4
H_REQ#[4:0] 4
H_RS#[2:0] 4
H_CPUSLP# 4,12 H_TRDY# 4
6
+1.05V
+1.05V
C145
C145
0.1u/10V
0.1u/10V
C151
C151
0.1u/10V
0.1u/10V
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
+1.05V 4,5,7,9,10,12,15,41,43,44
R48
R48 100/F
100/F
H_VREF
R43
R43 200/F
200/F
H_VREF
Calistoga_A(Host)
Calistoga_A(Host)
Calistoga_A(Host)
7
PROJECT : TW3
PROJECT : TW3
PROJECT : TW3
Quanta Computer Inc.
Quanta Computer Inc.
Quanta Computer Inc.
6
B1A
B1A
B1A
647Thursday, March 09, 2006
647Thursday, March 09, 2006
647Thursday, March 09, 2006
of
of
of
8
1
CLK_MCH_OE#
T20PADT20PAD
A A
CPU_MCH_BSEL03,4 CPU_MCH_BSEL13,4 CPU_MCH_BSEL23,4
PADT5PAD
T5
T4PAD T4PAD T2PAD T2PAD
PADT8PAD
T8
MCH_CFG_139
T55PAD T55PAD T7PAD T7PAD
T54PAD T54PAD
B B
C C
D D
PM_BMBUSY#14 PM_EXTTS#016 PM_EXTTS#114
PM_THRMTRIP#4,12
DELAY_VR_PWRGOOD14,37
PLT_RST-R#13
MCH_ICH_SYNC13
+3VRUN
+V1.5_PCIE +3VRUN SMDDR_VREF
1.8VSUS
1
R111
MCH_CFG_[12:5]9 MCH_CFG_[20:16]9
100/F
100/F
1.8VSUS
MCH_CFG_3 MCH_CFG_4 MCH_CFG_5 MCH_CFG_6 MCH_CFG_7 MCH_CFG_8 MCH_CFG_9 MCH_CFG_10 MCH_CFG_11 MCH_CFG_12 MCH_CFG_13 MCH_CFG_14 MCH_CFG_15 MCH_CFG_16 MCH_CFG_17 MCH_CFG_18 MCH_CFG_19 MCH_CFG_20
RST IN# MCH
T18PAD T18PAD T17PAD T17PAD
R90 *10K/F/BR90 *10K/F/B
R38
R38
80.6/F
80.6/F
M_RCOMP# M_RCOMP
R39
R39
80.6/F
80.6/F
+V1.5_PCIE 10 +3VRUN 3,5,9,10,12,13,14,15,16,18,19,22,23,27,28,29,33,34,35,36,42,43,44 SMDDR_VREF 16,39,44
1.8VSUS 9,16,39,43,44
MCH_CFG_[12:5] MCH_CFG_[20:16]
H32 R32
AG11 AF11
D28 D27
D19 D16 G16
D15 G15
C15 H16 G18 H15
G28 H26
AH33 AH34
H28 H27
C41
BA41 BA40 BA39
BA3 BA2 BA1
AY41
AY1
AW41
AW1
T32
J19
K30
J29 A41 A35 A34
K16 K18
J18 F18 E15 F15 E18
E16
K15
J25 K27
J26
F25
K28
B41
A40 A39
F3 F7
H7
G6
D1 C1
B2
A4 A3
+3VRUN
2
U32B
U32B
RSVD_0 RSVD_1 RSVD_2 RSVD_3 RSVD_4 RSVD_5 RSVD_6 RSVD_7 RSVD_8 RSVD_9 RSVD_10 RSVD_11 RSVD_12 RSVD_13 RSVD_14 RSVD_15
CFG_0 CFG_1 CFG_2 CFG_3 CFG_4 CFG_5 CFG_6 CFG_7 CFG_8 CFG_9 CFG_10 CFG_11 CFG_12 CFG_13 CFG_14 CFG_15 CFG_16 CFG_17 CFG_18 CFG_19 CFG_20
PM_BMBUSY# PM_EXTTS#_0 PM_EXTTS#_1 PM_THRMTRIP# PWROK RSTIN#
SDVO_CTRLCLK SDVO_CTRLDATA LT_RESET#
NC0 NC1 NC2 NC3 NC4 NC5 NC6 NC7 NC8 NC9 NC10 NC11 NC12 NC13 NC14 NC15 NC16 NC17 NC18
R82 10KR82 10K
R85 *10K/FR85 *10K/F
2
PM
PM
MISC
MISC
NC
NC
945PM
945PM
CFGRSVD
CFGRSVD
PM_EXTTS#0
PM_EXTTS#1
SM_CK_0 SM_CK_1 SM_CK_2 SM_CK_3
SM_CK#_0 SM_CK#_1 SM_CK#_2 SM_CK#_3
SM_CKE_0 SM_CKE_1 SM_CKE_2 SM_CKE_3
SM_CS#_0 SM_CS#_1 SM_CS#_2 SM_CS#_3
SM_OCDCOMP_0 SM_OCDCOMP_1
SM_ODT_0 SM_ODT_1 SM_ODT_2 SM_ODT_3
SM_RCOMP#
SM_RCOMP
DDR MUXINGCLKDMI
DDR MUXINGCLKDMI
SM_VREF_0 SM_VREF_1
G_CLKIN#
G_CLKIN
D_REFCLKIN#
D_REFCLKIN
D_REFSSCLKIN#
D_REFSSCLKIN
DMI_RXN_0 DMI_RXN_1 DMI_RXN_2 DMI_RXN_3
DMI_RXP_0 DMI_RXP_1 DMI_RXP_2 DMI_RXP_3
DMI_TXN_0 DMI_TXN_1 DMI_TXN_2 DMI_TXN_3
DMI_TXP_0 DMI_TXP_1 DMI_TXP_2 DMI_TXP_3
3
AY35 AR1 AW7 AW40
AW35 AT1 AY7 AY40
AU20 AT20 BA29 AY29
AW13 AW12 AY21 AW21
M_OCDCOMP_0
AL20
M_OCDCOMP_1
AF10 BA13
BA12 AY20 AU21
M_RCOMP#
AV9
M_RCOMP
AT9 AK1
AK41
AF33 AG33 A27 A26 C40 D41
DMI_TXN0
AE35
DMI_TXN1
AF39
DMI_TXN2
AG35
DMI_TXN3
AH39
DMI_TXP0
AC35
DMI_TXP1
AE39
DMI_TXP2
AF35
DMI_TXP3
AG39
DMI_RXN0
AE37
DMI_RXN1
AF41
DMI_RXN2
AG37
DMI_RXN3
AH41
DMI_RXP0
AC37
DMI_RXP1
AE41
DMI_RXP2
AF37
DMI_RXP3
AG41
3
SMDDR_VREF
4
M_CLK_DDR0 16 M_CLK_DDR1 16 M_CLK_DDR2 16 M_CLK_DDR3 16
M_CLK_DDR#0 16 M_CLK_DDR#1 16 M_CLK_DDR#2 16 M_CLK_DDR#3 16
M_CKE0 16,17 M_CKE1 16,17 M_CKE2 16,17 M_CKE3 16,17
M_CS#0 16,17 M_CS#1 16,17 M_CS#2 16,17 M_CS#3 16,17
M_ODT0 16,17 M_ODT1 16,17 M_ODT2 16,17 M_ODT3 16,17
CLK_PCIE_3GPLL# 3 CLK_PCIE_3GPLL 3
+1.5V
DMI_TXN[3:0] 13
DMI_TXP[3:0] 13 DMI_RXN[3:0] 13
DMI_RXP[3:0] 13
4
R44
R44 *40.2/F/B
*40.2/F/B
SMDDR_VREF
R74
R74 *40.2/F/B
*40.2/F/B
C683
C683
0.1u/10V
0.1u/10V
5
C682
C682
0.1u/10V
0.1u/10V
5
+1.05V
+1.5V
+1.05V
D32 H30
H29 G26 G25 B38 C35
C33 C32
A33 A32 E27 E26
C37 B35 A37
B37 B34 A36
G30 D30
D29
A16 C18 A19
B16 B18 B19
E23 D23 C22 B22 A21 B21
C26 C25 G23
H23
U32C
U32C
J30
F32
F29
F30 F28
J20
J22
945PM
945PM
6
L_BKLTCTL L_BKLTEN L_CLKCTLA L_CLKCTLB L_DDC_CLK L_DDC_DATA L_IBG L_VBG L_VDDEN L_VREFH L_VREFL
LA_CLK# LA_CLK LB_CLK# LB_CLK
LA_DATA#_0 LA_DATA#_1 LA_DATA#_2
LA_DATA_0 LA_DATA_1 LA_DATA_2
LB_DATA#_0 LB_DATA#_1 LB_DATA#_2
LB_DATA_0 LB_DATA_1 LB_DATA_2
TV_DACA_OUT TV_DACB_OUT TV_DACC_OUT
TV_IREF TV_IRTNA TV_IRTNB TV_IRTNC
CRT_BLUE CRT_BLUE# CRT_GREEN CRT_GREEN# CRT_RED CRT_RED#
CRT_DDC_CLK CRT_DDC_DATA CRT_HSYNC CRT_IREF CRT_VSYNC
6
7
7
EXP_A_COMPX
EXP_A_COMPI
EXP_A_COMPO
EXP_A_RXN_0 EXP_A_RXN_1 EXP_A_RXN_2 EXP_A_RXN_3 EXP_A_RXN_4 EXP_A_RXN_5 EXP_A_RXN_6 EXP_A_RXN_7 EXP_A_RXN_8
EXP_A_RXN_9 EXP_A_RXN_10 EXP_A_RXN_11
LVDS
LVDS
TV
TV
VGA
VGA
EXP_A_RXN_12 EXP_A_RXN_13 EXP_A_RXN_14 EXP_A_RXN_15
EXP_A_RXP_0
EXP_A_RXP_1
EXP_A_RXP_2
EXP_A_RXP_3
EXP_A_RXP_4
EXP_A_RXP_5
EXP_A_RXP_6
EXP_A_RXP_7
EXP_A_RXP_8
EXP_A_RXP_9 EXP_A_RXP_10 EXP_A_RXP_11 EXP_A_RXP_12 EXP_A_RXP_13 EXP_A_RXP_14 EXP_A_RXP_15
EXP_A_TXN_0
EXP_A_TXN_1
EXP_A_TXN_2
EXP_A_TXN_3
EXP_A_TXN_4
EXP_A_TXN_5
EXP_A_TXN_6
EXP_A_TXN_7
EXP_A_TXN_8
EXP_A_TXN_9 EXP_A_TXN_10 EXP_A_TXN_11 EXP_A_TXN_12
PCI-EXPRESS GRAPHICS
PCI-EXPRESS GRAPHICS
EXP_A_TXN_13 EXP_A_TXN_14 EXP_A_TXN_15
EXP_A_TXP_0 EXP_A_TXP_1 EXP_A_TXP_2 EXP_A_TXP_3 EXP_A_TXP_4 EXP_A_TXP_5 EXP_A_TXP_6 EXP_A_TXP_7 EXP_A_TXP_8
EXP_A_TXP_9 EXP_A_TXP_10 EXP_A_TXP_11 EXP_A_TXP_12 EXP_A_TXP_13 EXP_A_TXP_14 EXP_A_TXP_15
PEG_TXP0 PEG_TXP1 PEG_TXP2 PEG_TXP3 PEG_TXP4 PEG_TXP5 PEG_TXP6 PEG_TXP7 PEG_TXP8
PEG_TXP9 PEG_TXP10 PEG_TXP11 PEG_TXP12 PEG_TXP13 PEG_TXP14 PEG_TXP15
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Calistoga_B(VGA,DMI)
Calistoga_B(VGA,DMI)
Calistoga_B(VGA,DMI)
Date: Sheet
Date: Sheet
Date: Sheet
D40 D38
PEG_RXN0
F34
PEG_RXN1
G38
PEG_RXN2
H34
PEG_RXN3
J38
PEG_RXN4
L34
PEG_RXN5
M38
PEG_RXN6
N34
PEG_RXN7
P38
PEG_RXN8
R34
PEG_RXN9
T38
PEG_RXN10
V34
PEG_RXN11
W38
PEG_RXN12
Y34
PEG_RXN13
AA38
PEG_RXN14
AB34
PEG_RXN15
AC38
PEG_RXP0
D34
PEG_RXP1
F38
PEG_RXP2
G34
PEG_RXP3
H38
PEG_RXP4
J34
PEG_RXP5
L38
PEG_RXP6
M34
PEG_RXP7
N38
PEG_RXP8
P34
PEG_RXP9
R38
PEG_RXP10
T34
PEG_RXP11
V38
PEG_RXP12
W34
PEG_RXP13
Y38
PEG_RXP14
AA34
PEG_RXP15
AB38
C_PEG_TXN0
F36
C_PEG_TXN1
G40
C_PEG_TXN2
H36
C_PEG_TXN3
J40
C_PEG_TXN4
L36
C_PEG_TXN5
M40
C_PEG_TXN6
N36
C_PEG_TXN7
P40
C_PEG_TXN8
R36
C_PEG_TXN9
T40
C_PEG_TXN10
V36
C_PEG_TXN11
W40
C_PEG_TXN12
Y36
C_PEG_TXN13
AA40
C_PEG_TXN14
AB36
C_PEG_TXN15
AC40
C_PEG_TXP0
D36
C_PEG_TXP1
F40
C_PEG_TXP2
G36
C_PEG_TXP3
H40
C_PEG_TXP4
J36
C_PEG_TXP5
L40
C_PEG_TXP6
M36
C_PEG_TXP7
N40
C_PEG_TXP8
P36
C_PEG_TXP9
R40
C_PEG_TXP10
T36
C_PEG_TXP11
V40
C_PEG_TXP12
W36
C_PEG_TXP13
Y40
C_PEG_TXP14
AA36
C_PEG_TXP15
AB40
PEG_TXP[15:0] 18
PEG_TXN0 PEG_TXN1 PEG_TXN2 PEG_TXN3 PEG_TXN4 PEG_TXN5 PEG_TXN6 PEG_TXN7 PEG_TXN8 PEG_TXN9 PEG_TXN10 PEG_TXN11 PEG_TXN12 PEG_TXN13 PEG_TXN14 PEG_TXN15
PROJECT : TW3
PROJECT : TW3
PROJECT : TW3
Quanta Computer Inc.
Quanta Computer Inc.
Quanta Computer Inc.
7
C351 0.1u/10VC351 0.1u/10V C667 0.1u/10VC667 0.1u/10V C366 0.1u/10VC366 0.1u/10V C669 0.1u/10VC669 0.1u/10V C372 0.1u/10VC372 0.1u/10VR111 C671 0.1u/10VC671 0.1u/10V C374 0.1u/10VC374 0.1u/10V C673 0.1u/10VC673 0.1u/10V C376 0.1u/10VC376 0.1u/10V C675 0.1u/10VC675 0.1u/10V C378 0.1u/10VC378 0.1u/10V C677 0.1u/10VC677 0.1u/10V C380 0.1u/10VC380 0.1u/10V C679 0.1u/10VC679 0.1u/10V C382 0.1u/10VC382 0.1u/10V C681 0.1u/10VC681 0.1u/10V
C347 0.1u/10VC347 0.1u/10V C666 0.1u/10VC666 0.1u/10V C365 0.1u/10VC365 0.1u/10V C668 0.1u/10VC668 0.1u/10V C371 0.1u/10VC371 0.1u/10V C670 0.1u/10VC670 0.1u/10V C373 0.1u/10VC373 0.1u/10V C672 0.1u/10VC672 0.1u/10V C375 0.1u/10VC375 0.1u/10V C674 0.1u/10VC674 0.1u/10V C377 0.1u/10VC377 0.1u/10V C676 0.1u/10VC676 0.1u/10V C379 0.1u/10VC379 0.1u/10V C678 0.1u/10VC678 0.1u/10V C381 0.1u/10VC381 0.1u/10V C680 0.1u/10VC680 0.1u/10V
8
R107 24.9/FR107 24.9/F
PEG_RXN[15:0] 18
PEG_RXP[15:0] 18
PEG_TXN[15:0] 18
of
of
of
747Thursday, March 09, 2006
747Thursday, March 09, 2006
747Thursday, March 09, 2006
8
+V1.5_PCIE
PEG_TXN0 PEG_TXN1 PEG_TXN2 PEG_TXN3 PEG_TXN4 PEG_TXN5 PEG_TXN6 PEG_TXN7 PEG_TXN8
PEG_TXN9 PEG_TXN10 PEG_TXN11 PEG_TXN12 PEG_TXN13 PEG_TXN14 PEG_TXN15
PEG_TXP0
PEG_TXP1
PEG_TXP2
PEG_TXP3
PEG_TXP4
PEG_TXP5
PEG_TXP6
PEG_TXP7
PEG_TXP8
PEG_TXP9 PEG_TXP10 PEG_TXP11 PEG_TXP12 PEG_TXP13 PEG_TXP14 PEG_TXP15
B1A
B1A
B1A
1
2
3
4
5
6
7
8
8
A A
M_B_DQ[63:0]16
M_A_DQ[63:0]16
B B
C C
M_A_DQ0 M_A_DQ1 M_A_DQ2 M_A_DQ3 M_A_DQ4 M_A_DQ5 M_A_DQ6 M_A_DQ7 M_A_DQ8 M_A_DQ9 M_A_DQ10 M_A_DQ11 M_A_DQ12 M_A_DQ13 M_A_DQ14 M_A_DQ15 M_A_DQ16 M_A_DQ17 M_A_DQ18 M_A_DQ19 M_A_DQ20 M_A_DQ21 M_A_DQ22 M_A_DQ23 M_A_DQ24 M_A_DQ25 M_A_DQ26 M_A_DQ27 M_A_DQ28 M_A_DQ29 M_A_DQ30 M_A_DQ31 M_A_DQ32 M_A_DQ33 M_A_DQ34 M_A_DQ35 M_A_DQ36 M_A_DQ37 M_A_DQ38 M_A_DQ39 M_A_DQ40 M_A_DQ41 M_A_DQ42 M_A_DQ43 M_A_DQ44 M_A_DQ45 M_A_DQ46 M_A_DQ47 M_A_DQ48 M_A_DQ49 M_A_DQ50 M_A_DQ51 M_A_DQ52 M_A_DQ53 M_A_DQ54 M_A_DQ55 M_A_DQ56 M_A_DQ57 M_A_DQ58 M_A_DQ59 M_A_DQ60 M_A_DQ61 M_A_DQ62 M_A_DQ63
AJ35
AJ34 AM31 AM33
AJ36
AK35
AJ32
AH31 AN35 AP33 AR31 AP31
AN38 AM36 AM34
AN33
AK26
AL27
AM26
AN24
AK28
AL28
AM24
AP26
AP23
AL22 AP21 AN20
AL23 AP24 AP20 AT21 AR12 AR14 AP13 AP12 AT13 AT12
AL14
AL12
AK9 AN7 AK8 AK7 AP9 AN9
AY2
AW2
AP1 AN2 AV2
AN1 AG7 AG4 AG9
AH6
AT5 AL5
AT3 AL2 AF9 AF6
AF4 AF8
U32D
U32D
SA_DQ0 SA_DQ1 SA_DQ2 SA_DQ3 SA_DQ4 SA_DQ5 SA_DQ6 SA_DQ7 SA_DQ8 SA_DQ9 SA_DQ10 SA_DQ11 SA_DQ12 SA_DQ13 SA_DQ14 SA_DQ15 SA_DQ16 SA_DQ17 SA_DQ18 SA_DQ19 SA_DQ20 SA_DQ21 SA_DQ22 SA_DQ23 SA_DQ24 SA_DQ25 SA_DQ26 SA_DQ27 SA_DQ28 SA_DQ29 SA_DQ30 SA_DQ31 SA_DQ32 SA_DQ33 SA_DQ34 SA_DQ35 SA_DQ36 SA_DQ37 SA_DQ38 SA_DQ39 SA_DQ40 SA_DQ41 SA_DQ42 SA_DQ43 SA_DQ44 SA_DQ45 SA_DQ46 SA_DQ47 SA_DQ48 SA_DQ49 SA_DQ50 SA_DQ51 SA_DQ52 SA_DQ53 SA_DQ54 SA_DQ55 SA_DQ56 SA_DQ57 SA_DQ58 SA_DQ59 SA_DQ60 SA_DQ61 SA_DQ62 SA_DQ63
945PM
945PM
AU12
SA_BS_0
AV14
SA_BS_1
BA20
SA_BS_2
AY13
SA_CAS#
AJ33
SA_DM_0
AM35
SA_DM_1
AL26
SA_DM_2
AN22
SA_DM_3
AM14
SA_DM_4
AL9
SA_DM_5
AR3
SA_DM_6
AH4
SA_DM_7
AK33
SA_DQS_0
AT33
SA_DQS_1
AN28
SA_DQS_2
AM22
SA_DQS_3
AN12
SA_DQS_4
AN8
SA_DQS_5
AP3
SA_DQS_6
AG5
SA_DQS_7
SA_MA_0 SA_MA_1 SA_MA_2 SA_MA_3 SA_MA_4 SA_MA_5 SA_MA_6 SA_MA_7 SA_MA_8
SA_MA_9 SA_MA_10 SA_MA_11 SA_MA_12 SA_MA_13
SA_RAS#
SA_WE#
AK32 AU33 AN27 AM21 AM12 AL8 AN3 AH5
AY16 AU14 AW16 BA16 BA17 AU16 AV17 AU17 AW17 AT16 AU13 AT17 AV20 AV12
AW14 AK23 AK24 AY14
SA_DQS#_0 SA_DQS#_1 SA_DQS#_2 SA_DQS#_3 SA_DQS#_4 SA_DQS#_5 SA_DQS#_6 SA_DQS#_7
SA_RCVENIN#
SA_RCVENOUT#
DDR SYSTEM MEMORY A
DDR SYSTEM MEMORY A
M_A_BS#0 M_A_BS#1 M_A_BS#2
M_A_CAS# M_A_DM0 M_A_DM1 M_A_DM2 M_A_DM3 M_A_DM4 M_A_DM5 M_A_DM6 M_A_DM7
M_A_DQS0 M_A_DQS1
M_A_DQS3 M_A_DQS4 M_A_DQS5 M_A_DQS6 M_A_DQS7 M_A_DQS#0 M_A_DQS#1 M_A_DQS#2 M_A_DQS#3 M_A_DQS#4 M_A_DQS#5 M_A_DQS#6 M_A_DQS#7
M_A_A0 M_A_A1 M_A_A2 M_A_A3 M_A_A4 M_A_A5 M_A_A6 M_A_A7 M_A_A8 M_A_A9 M_A_A10 M_A_A11 M_A_A12 M_A_A13
TP_MA_RCVENIN# TP_MA_RCVENOUT#
M_A_BS#0 16,17 M_A_BS#1 16,17 M_A_BS#2 16,17 M_A_CAS# 16,17
M_A_DM[7:0] 16
M_A_DQS[7:0] 16
M_A_DQS#[7:0] 16
M_A_A[13:0] 16,17
M_A_RAS# 16,17
T15
T15
PAD
PAD
T16
T16
PAD
PAD
M_A_WE# 16,17
M_B_DQ0 M_B_DQ1 M_B_DQ2 M_B_DQ3 M_B_DQ4 M_B_DQ5 M_B_DQ6 M_B_DQ7 M_B_DQ8 M_B_DQ9 M_B_DQ10 M_B_DQ11 M_B_DQ12 M_B_DQ13 M_B_DQ14 M_B_DQ15 M_B_DQ16 M_B_DQ17 M_B_DQ18 M_B_DQ19 M_B_DQ20 M_B_DQ21 M_B_DQ22 M_B_DQ23 M_B_DQ24 M_B_DQ25 M_B_DQ26 M_B_DQ27 M_B_DQ28 M_B_DQ29 M_B_DQ30 M_B_DQ31 M_B_DQ32 M_B_DQ33 M_B_DQ34 M_B_DQ35 M_B_DQ36 M_B_DQ37 M_B_DQ38 M_B_DQ39 M_B_DQ40 M_B_DQ41 M_B_DQ42 M_B_DQ43 M_B_DQ44 M_B_DQ45 M_B_DQ46 M_B_DQ47 M_B_DQ48 M_B_DQ49 M_B_DQ50 M_B_DQ51 M_B_DQ52 M_B_DQ53 M_B_DQ54 M_B_DQ55 M_B_DQ56 M_B_DQ57 M_B_DQ58 M_B_DQ59 M_B_DQ60 M_B_DQ61 M_B_DQ62 M_B_DQ63
AK39
AJ37 AP39 AR41
AJ38 AK38 AN41 AP41 AT40 AV41 AU38 AV38 AP38 AR40
AW38
AY38 BA38 AV36 AR36 AP36 BA36 AU36 AP35 AP34 AY33 BA33 AT31 AU29 AU31
AW31
AV29
AW29 AM19
AL19 AP14 AN14 AN17
AM16
AP15
AL15
AJ11 AH10
AN10 AK13 AH11 AK10
BA10
AW10
BA4
AW4 AY10
AY9
AW5
AY5 AV4 AR5 AK4 AK3 AT4 AK5
U32E
U32E
SB_DQ0 SB_DQ1 SB_DQ2 SB_DQ3 SB_DQ4 SB_DQ5 SB_DQ6 SB_DQ7 SB_DQ8 SB_DQ9 SB_DQ10 SB_DQ11 SB_DQ12 SB_DQ13 SB_DQ14 SB_DQ15 SB_DQ16 SB_DQ17 SB_DQ18 SB_DQ19 SB_DQ20 SB_DQ21 SB_DQ22 SB_DQ23 SB_DQ24 SB_DQ25 SB_DQ26 SB_DQ27 SB_DQ28 SB_DQ29 SB_DQ30 SB_DQ31 SB_DQ32 SB_DQ33 SB_DQ34 SB_DQ35 SB_DQ36 SB_DQ37 SB_DQ38 SB_DQ39 SB_DQ40 SB_DQ41
AJ9
SB_DQ42 SB_DQ43 SB_DQ44 SB_DQ45 SB_DQ46
AJ8
SB_DQ47 SB_DQ48 SB_DQ49 SB_DQ50 SB_DQ51 SB_DQ52 SB_DQ53 SB_DQ54 SB_DQ55 SB_DQ56 SB_DQ57 SB_DQ58 SB_DQ59 SB_DQ60 SB_DQ61
AJ5
SB_DQ62
AJ3
SB_DQ63
945PM
945PM
SB_DQS#_0 SB_DQS#_1 SB_DQS#_2 SB_DQS#_3 SB_DQS#_4 SB_DQS#_5 SB_DQS#_6 SB_DQS#_7
SB_RCVENIN#
SB_RCVENOUT#
DDR SYSTEM MEMORY B
DDR SYSTEM MEMORY B
SB_BS_0 SB_BS_1 SB_BS_2
SB_CAS# SB_DM_0 SB_DM_1 SB_DM_2 SB_DM_3 SB_DM_4 SB_DM_5 SB_DM_6 SB_DM_7
SB_DQS_0 SB_DQS_1 SB_DQS_2 SB_DQS_3 SB_DQS_4 SB_DQS_5 SB_DQS_6 SB_DQS_7
SB_MA_0 SB_MA_1 SB_MA_2 SB_MA_3 SB_MA_4 SB_MA_5 SB_MA_6 SB_MA_7 SB_MA_8
SB_MA_9 SB_MA_10 SB_MA_11 SB_MA_12 SB_MA_13
SB_RAS#
SB_WE#
AT24 AV23 AY28
AR24 AK36 AR38 AT36 BA31 AL17 AH8 BA5 AN4
AM39 AT39 AU35 AR29 AR16 AR10 AR7 AN5 AM40 AU39 AT35 AP29 AP16 AT10 AT7 AP5
AY23 AW24 AY24 AR28 AT27 AT28 AU27 AV28 AV27 AW27 AV24 BA27 AY27 AR23
AU23 AK16 AK18 AR27
M_B_DM0 M_B_DM1 M_B_DM2 M_B_DM3 M_B_DM4 M_B_DM5 M_B_DM6 M_B_DM7
M_B_DQS0 M_B_DQS1 M_B_DQS2 M_B_DQS3 M_B_DQS4 M_B_DQS5 M_B_DQS6M_A_DQS2 M_B_DQS7 M_B_DQS#0 M_B_DQS#1 M_B_DQS#2 M_B_DQS#3 M_B_DQS#4 M_B_DQS#5 M_B_DQS#6 M_B_DQS#7
M_B_A0 M_B_A1 M_B_A2 M_B_A3 M_B_A4 M_B_A5 M_B_A6 M_B_A7 M_B_A8 M_B_A9 M_B_A10 M_B_A11 M_B_A12 M_B_A13
TP_MB_RCVENIN# TP_MB_RCVENOUT#
M_B_BS#0 16,17 M_B_BS#1 16,17 M_B_BS#2 16,17 M_B_CAS# 16,17 M_B_DM[7:0] 16
M_B_DQS[7:0] 16
M_B_DQS#[7:0] 16
M_B_A[13:0] 16,17
M_B_RAS# 16,17
T1
PADT1PAD
T9
PADT9PAD
M_B_WE# 16,17
D D
PROJECT : TW3
PROJECT : TW3
PROJECT : TW3
Quanta Computer Inc.
Quanta Computer Inc.
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Calistoga_C(DDR)
Calistoga_C(DDR)
Calistoga_C(DDR)
Date: Sheet
Date: Sheet
1
2
3
4
5
6
Date: Sheet
Quanta Computer Inc.
7
B1A
B1A
B1A
of
of
of
847Thursday, March 09, 2006
847Thursday, March 09, 2006
847Thursday, March 09, 2006
8
5
U32G
C94
C94
+1.05V +1.05V
D D
C C
B B
A A
330U/2.5V/ESR-9/POS
330U/2.5V/ESR-9/POS
+
+
AA33
W33
AA32
W32
M32
AA31
W31
M31
AA30
W30
M30
AA29
W29
M29
AB28 AA28
M28
M27
M25
M24 AB23 AA23
M23 AC22
AB22
W22
M22 AC21
AA21
W21
M21 AC20
AB20
W20
M20 AB19
AA19
M19
M18
M17
M16
P33 N33 L33
Y32 V32
P32 N32
L32
V31 T31 R31 P31 N31
Y30 V30
U30 T30 R30 P30 N30
L30 Y29 V29
U29 R29 P29
L29
Y28 V28 U28 T28 R28 P28 N28
L28 P27 N27
L27 P26 N26 L26 N25
L25 P24 N24
Y23 P23 N23
L23
Y22 P22
N22 L22
N21 L21
Y20 P20
N20 L20
Y19 N19
L19 N18
L18 P17 N17
N16 L16
U32G
VCC_0 VCC_1 VCC_2 VCC_3 VCC_4
J33
VCC_5 VCC_6 VCC_7 VCC_8 VCC_9 VCC_10 VCC_11 VCC_12 VCC_13
J32
5
VCC_14 VCC_15 VCC_16 VCC_17 VCC_18 VCC_19 VCC_20 VCC_21 VCC_22 VCC_23 VCC_24 VCC_25 VCC_26 VCC_27 VCC_28 VCC_29 VCC_30 VCC_31 VCC_32 VCC_33 VCC_34 VCC_35 VCC_36 VCC_37 VCC_38 VCC_39 VCC_40 VCC_41 VCC_42 VCC_43 VCC_44 VCC_45 VCC_46 VCC_47 VCC_48 VCC_49 VCC_50 VCC_51 VCC_52 VCC_53 VCC_54 VCC_55 VCC_56 VCC_57 VCC_58 VCC_59 VCC_60 VCC_61 VCC_62 VCC_63 VCC_64 VCC_65 VCC_66 VCC_67 VCC_68 VCC_69 VCC_70 VCC_71 VCC_72 VCC_73 VCC_74 VCC_75 VCC_76 VCC_77 VCC_78 VCC_79 VCC_80 VCC_81 VCC_82 VCC_83 VCC_84 VCC_85 VCC_86 VCC_87 VCC_88 VCC_89 VCC_90 VCC_91 VCC_92 VCC_93 VCC_94 VCC_95 VCC_96 VCC_97 VCC_98 VCC_99 VCC_100 VCC_101 VCC_102 VCC_103 VCC_104 VCC_105 VCC_106 VCC_107 VCC_108 VCC_109 VCC_110
VCC
VCC
945PM
945PM
VCC_SM_10 VCC_SM_11 VCC_SM_12 VCC_SM_13 VCC_SM_14 VCC_SM_15 VCC_SM_16 VCC_SM_17 VCC_SM_18 VCC_SM_19 VCC_SM_20 VCC_SM_21 VCC_SM_22 VCC_SM_23 VCC_SM_24 VCC_SM_25 VCC_SM_26 VCC_SM_27 VCC_SM_28 VCC_SM_29 VCC_SM_30 VCC_SM_31 VCC_SM_32 VCC_SM_33 VCC_SM_34 VCC_SM_35 VCC_SM_36 VCC_SM_37 VCC_SM_38 VCC_SM_39 VCC_SM_40 VCC_SM_41 VCC_SM_42 VCC_SM_43 VCC_SM_44 VCC_SM_45 VCC_SM_46 VCC_SM_47 VCC_SM_48 VCC_SM_49 VCC_SM_50 VCC_SM_51 VCC_SM_52 VCC_SM_53 VCC_SM_54 VCC_SM_55 VCC_SM_56 VCC_SM_57 VCC_SM_58 VCC_SM_59 VCC_SM_60 VCC_SM_61 VCC_SM_62 VCC_SM_63 VCC_SM_64 VCC_SM_65 VCC_SM_66 VCC_SM_67 VCC_SM_68 VCC_SM_69 VCC_SM_70 VCC_SM_71 VCC_SM_72 VCC_SM_73 VCC_SM_74 VCC_SM_75 VCC_SM_76 VCC_SM_77 VCC_SM_78 VCC_SM_79 VCC_SM_80 VCC_SM_81 VCC_SM_82 VCC_SM_83 VCC_SM_84 VCC_SM_85 VCC_SM_86 VCC_SM_87 VCC_SM_88 VCC_SM_89 VCC_SM_90 VCC_SM_91 VCC_SM_92 VCC_SM_93 VCC_SM_94 VCC_SM_95 VCC_SM_96 VCC_SM_97 VCC_SM_98
VCC_SM_99 VCC_SM_100 VCC_SM_101 VCC_SM_102 VCC_SM_103 VCC_SM_104 VCC_SM_105 VCC_SM_106 VCC_SM_107
VCC_SM_0 VCC_SM_1 VCC_SM_2 VCC_SM_3 VCC_SM_4 VCC_SM_5 VCC_SM_6 VCC_SM_7 VCC_SM_8 VCC_SM_9
AU41 AT41 AM41 AU40 BA34 AY34 AW34 AV34 AU34 AT34 AR34 BA30 AY30 AW30 AV30 AU30 AT30 AR30 AP30 AN30 AM30 AM29 AL29 AK29 AJ29 AH29 AJ28 AH28 AJ27 AH27 BA26 AY26 AW26 AV26 AU26 AT26 AR26 AJ26 AH26 AJ25 AH25 AJ24 AH24 BA23 AJ23 BA22 AY22 AW22 AV22 AU22 AT22 AR22 AP22 AK22 AJ22 AK21 AK20 BA19 AY19 AW19 AV19 AU19 AT19 AR19 AP19 AK19 AJ19 AJ18 AJ17 AH17 AJ16 AH16 BA15 AY15 AW15 AV15 AU15 AT15 AR15 AJ15 AJ14 AJ13 AH13 AK12 AJ12 AH12 AG12 AK11 BA8 AY8 AW8 AV8 AT8 AR8 AP8 BA6 AY6 AW6 AV6 AT6 AR6 AP6 AN6 AL6 AK6 AJ6 AV1 AJ1
25mils
25mils
VCC_SM1 VCC_SM2
VCC_SM106 VCC_SM107
4
C665 0.47U/10V_6C665 0.47U/10V_6 C330 0.47U/10V_6C330 0.47U/10V_6
+
+
C201
C201
2.5
2.5
330u/2.5V
330u/2.5V
C162
C162
10u/10V_8
10u/10V_8
C176
C176
10u/10V_8
10u/10V_8
C211
C211
0.47U/10V_6
0.47U/10V_6
place C51 on BA15 Ball
C183
C183
0.47U/10V_6
0.47U/10V_6
MCH_CFG_6 shall be PH !! depopulate R2504 if use Calistoga
intel WW51 recommand
25mils
C110 0.47U/10V_6C110 0.47U/10V_6 C122 0.47U/10V_6C122 0.47U/10V_6
4
C79
C79
330U/2.5V/ESR-9/POS
330U/2.5V/ESR-9/POS
+
+
C254
1.8VSUS
C210
C210
0.47U/10V_6
0.47U/10V_6
C254
10u/10V_8
10u/10V_8
120mils
C178
C178
10u/10V_8
10u/10V_8
C159
C159
0.1u/10V
0.1u/10V
C282
C282
1u/10V
1u/10V
place C50 on BA23 Ball
+1.5V5,7,10,13,15,33,41,43,44
+1.05V4,5,6,7,10,12,15,41,43,44
1.8VSUS7,16,39,43,44
GMCH Strap pin
MCH_CFG_57
MCH_CFG_67
MCH_CFG_77
MCH_CFG_97
MCH_CFG_107
MCH_CFG_117
MCH_CFG_127
MCH_CFG_137
MCH_CFG_167
MCH_CFG_187
MCH_CFG_197
MCH_CFG_207
3
C165
C165
C194
C194
0.1u/10V
0.1u/10V
C212
C212
0.1u/10V
0.1u/10V
+1.5V
R62 *2.2K/BR62 *2.2K/B
R67 *2.2K/BR67 *2.2K/B
R70 *2.2K/BR70 *2.2K/B
R66 *2.2K/BR66 *2.2K/B
R63 *2.2K/BR63 *2.2K/B
R59 *2.2K/BR59 *2.2K/B
R58 *2.2KR58 *2.2K
R60 *2.2KR60 *2.2K
R71 *2.2K/BR71 *2.2K/B
R79 *1K/F/BR79 *1K/F/B
R88 *1K/F/BR88 *1K/F/B
R87 *1K/F/BR87 *1K/F/B
3
C147
C147
0.1u/10V
0.1u/10V
0.1u/10V
0.1u/10V
C132
C132
0.1u/10V
0.1u/10V
+1.05V
1.8VSUS
Depopulate R2504 for Calistoga-Allen
+3VRUN
+3VRUN
+3VRUN
AD27 AC27 AB27 AA27
W27
AD26 AC26 AB26 AA26
W26
AD25 AC25 AB25 AA25
W25
AD24 AC24 AB24 AA24
W24
AD23
AD22
AD21
AD20
AD19
AD18 AC18 AB18 AA18
W18
U27 T27 R27
Y26 V26
U26 T26 R26
Y25 V25
U25 T25 R25
Y24 V24
U24 T24 R24
V23 U23 T23 R23
V22 U22 T22 R22
V21 U21 T21 R21
V20 U20 T20 R20
V19 U19 T19
Y18 V18
U18 T18
Y27 V27
2
U32F
U32F
VCC_NCTF0 VCC_NCTF1 VCC_NCTF2 VCC_NCTF3 VCC_NCTF4 VCC_NCTF5 VCC_NCTF6 VCC_NCTF7 VCC_NCTF8 VCC_NCTF9 VCC_NCTF10 VCC_NCTF11 VCC_NCTF12 VCC_NCTF13 VCC_NCTF14 VCC_NCTF15 VCC_NCTF16 VCC_NCTF17 VCC_NCTF18 VCC_NCTF19 VCC_NCTF20 VCC_NCTF21 VCC_NCTF22 VCC_NCTF23 VCC_NCTF24 VCC_NCTF25 VCC_NCTF26 VCC_NCTF27 VCC_NCTF28 VCC_NCTF29 VCC_NCTF30 VCC_NCTF31 VCC_NCTF32 VCC_NCTF33 VCC_NCTF34 VCC_NCTF35 VCC_NCTF36 VCC_NCTF37 VCC_NCTF38 VCC_NCTF39 VCC_NCTF40 VCC_NCTF41 VCC_NCTF42 VCC_NCTF43 VCC_NCTF44 VCC_NCTF45 VCC_NCTF46 VCC_NCTF47 VCC_NCTF48 VCC_NCTF49 VCC_NCTF50 VCC_NCTF51 VCC_NCTF52 VCC_NCTF53 VCC_NCTF54 VCC_NCTF55 VCC_NCTF56 VCC_NCTF57 VCC_NCTF58 VCC_NCTF59 VCC_NCTF60 VCC_NCTF61 VCC_NCTF62 VCC_NCTF63 VCC_NCTF64 VCC_NCTF65 VCC_NCTF66 VCC_NCTF67 VCC_NCTF68 VCC_NCTF69 VCC_NCTF70 VCC_NCTF71 VCC_NCTF72
NCTF
NCTF
945PM
945PM
1.MCH_CFG_5 Low = DMI X2, High=DMIX4
2.MCH_CFG_6 DDR : Low =Moby Dick, High= Calistoga (Default)
3.MCH_CFG_7 CPU Strap Low=RSVD, High=Mobile CPU
4.MCH_CFG_9 PCI Exp Graphics Lane: Low =Reserved,High=Mobility
5.MCH_CFG_10 Host PLL VCC Select: Low=Reserved, High=Mobility
6.MCH_CFG_11: Low=Calistoga, High=Reserved
7.MCH_CFG_16 FSB Dynmic ODT: Low=Dynamic ODT Disabled, High=Dynamic ODT Enabled.
8.MCH_CFG_18 VCC Select: LOW=1.05V, High=1.5V
9.MCH_CFG_19 DMI LANE Reversal:Low=Normal,High=LANES Reversed.
10.MCH_CFG_20 PCIE Backward interpoerability mode: Low= only SDVO or PCIE x1 is operational (defaults) ,High=SDVO and PCIE x1 are operation simultaneously via the PEG port.
2
VSS_NCTF0 VSS_NCTF1 VSS_NCTF2 VSS_NCTF3 VSS_NCTF4 VSS_NCTF5 VSS_NCTF6 VSS_NCTF7 VSS_NCTF8
VSS_NCTF9 VSS_NCTF10 VSS_NCTF11 VSS_NCTF12
VCCAUX_NCTF0 VCCAUX_NCTF1 VCCAUX_NCTF2 VCCAUX_NCTF3 VCCAUX_NCTF4 VCCAUX_NCTF5 VCCAUX_NCTF6 VCCAUX_NCTF7 VCCAUX_NCTF8
VCCAUX_NCTF9 VCCAUX_NCTF10 VCCAUX_NCTF11 VCCAUX_NCTF12 VCCAUX_NCTF13 VCCAUX_NCTF14 VCCAUX_NCTF15 VCCAUX_NCTF16 VCCAUX_NCTF17 VCCAUX_NCTF18 VCCAUX_NCTF19 VCCAUX_NCTF20 VCCAUX_NCTF21 VCCAUX_NCTF22 VCCAUX_NCTF23 VCCAUX_NCTF24 VCCAUX_NCTF25 VCCAUX_NCTF26 VCCAUX_NCTF27 VCCAUX_NCTF28 VCCAUX_NCTF29 VCCAUX_NCTF30 VCCAUX_NCTF31 VCCAUX_NCTF32 VCCAUX_NCTF33 VCCAUX_NCTF34 VCCAUX_NCTF35 VCCAUX_NCTF36 VCCAUX_NCTF37 VCCAUX_NCTF38 VCCAUX_NCTF39 VCCAUX_NCTF40 VCCAUX_NCTF41 VCCAUX_NCTF42 VCCAUX_NCTF43 VCCAUX_NCTF44 VCCAUX_NCTF45 VCCAUX_NCTF46 VCCAUX_NCTF47 VCCAUX_NCTF48 VCCAUX_NCTF49 VCCAUX_NCTF50 VCCAUX_NCTF51 VCCAUX_NCTF52 VCCAUX_NCTF53 VCCAUX_NCTF54 VCCAUX_NCTF55 VCCAUX_NCTF56 VCCAUX_NCTF57
AE27 AE26 AE25 AE24 AE23 AE22 AE21 AE20 AE19 AE18 AC17 Y17 U17
AG27 AF27 AG26 AF26 AG25 AF25 AG24 AF24 AG23 AF23 AG22 AF22 AG21 AF21 AG20 AF20 AG19 AF19 R19 AG18 AF18 R18 AG17 AF17 AE17 AD17 AB17 AA17 W17 V17 T17 R17 AG16 AF16 AE16 AD16 AC16 AB16 AA16 Y16 W16 V16 U16 T16 R16 AG15 AF15 AE15 AD15 AC15 AB15 AA15 Y15 W15 V15 U15 T15 R15
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Calistoga_D(POWER)
Calistoga_D(POWER)
Calistoga_D(POWER)
Date: Sheet
Date: Sheet
Date: Sheet
1
9
+1.5V
100mils
PROJECT : TW3
PROJECT : TW3
PROJECT : TW3
Quanta Computer Inc.
Quanta Computer Inc.
Quanta Computer Inc.
of
of
of
947Thursday, March 09, 2006
947Thursday, March 09, 2006
947Thursday, March 09, 2006
1
B1A
B1A
B1A
1
2
3
4
5
6
7
8
+1.05V +1.5V +V1.5_PCIE +2_5VRUN +3VRUN
A A
B B
C C
+V1.5_PCIE
+
+
C662
C662
C686
C686
220U
220U
10u/10V_8
10u/10V_8
C691
C691 10u/10V_8
10u/10V_8
60mils
R91
R91
0.5/F_6
0.5/F_6
3GPLL_FB_R
+V1.5_TVDAC +1.5V
C198
C198
C206
C206
0.1u/10V
0.1u/10V
0.022u/16V
0.022u/16V
+3VRUN
C244
C244
C248
C248
0.1u/10V
+
+
330u/2.5V
330u/2.5V
+
+
330u/2.5V
330u/2.5V
10u/10V_8
10u/10V_8
10u/10V_8
10u/10V_8
0.1u/10V
C649
C649
C294
C294
C92
C92
C91
C91
10u/10V_8
10u/10V_8
+1.5V +V1.5_DPLLA
L37 10uH_8L37 10uH_8
L40 10uH_8L40 10uH_8
L2 FCM2012C-121L2 FCM2012C-121
L1 FCM2012C-121L1 FCM2012C-121
L41
L41
1 2
BLM18PG330SN1
BLM18PG330SN1
L16
L16
1 2
1uH_200mA
1uH_200mA
L11
L11
FCM2012C-121
FCM2012C-121
C647
C647
0.1u/10V
0.1u/10V
C654
C654
0.1u/10V
0.1u/10V
C113
C113
0.1u/10V
0.1u/10V
C123
C123
0.1u/10V
0.1u/10V
60mils
PCIE_L
60mils
3GPLL_FB_L
V15_TVDAC_R
+V1.5_DPLLB
+V1.5_HPLL
+V1.5_MPLL
R390
R390 0_8
0_8
RC0805
R84
R84 0_8
0_8
RC0805
RC0805
R379
R379
+1.5V
+V1.5_PCIE
+2_5VRUN
+V1.5_3GPLL
C288
+1.05V
C288 10u/10V_8
10u/10V_8
C301
+1.5V+V1.5_3GPLL
0_8
0_8
C301
0.1u/10V
0.1u/10V
+V1.5_HPLL
+1.5V
+V1.5_TVDAC
+3VRUN
+1.5V
C227
C227
0.1u/10V
0.1u/10V
C337
C337
0.1u/10V
0.1u/10V
+V1.5_DPLLB
+V1.5_DPLLA
+V1.5_MPLL
+1.5V
AJ41
AB41
AC33
AK31 AF31 AE31 AC31 AL30 AK30 AJ30 AH30 AG30 AF30 AE30 AD30 AC30 AG29 AF29 AE29 AD29 AC29 AG28 AF28 AE28 AH22 AJ21 AH21 AJ20 AH20 AH19
AH15 AH14
AG14 AF14 AE14
AF13 AE13 AF12 AE12 AD12
H22 C30
B30 A30
Y41 V41 R41 N41
L41
G41 H41
F21 E21 G21
B26 C39 AF1
A38 B39
AF2 H20
G20
E19 F19 C20 D20 E20 F20
AH1 AH2
A28 B28 C28
D21 A23
B23 B25
H19
P19 P16
P15
Y14
U32H
U32H
VCCSYNC VCC_TXLVDS0
VCC_TXLVDS1 VCC_TXLVDS2
VCC3G0 VCC3G1 VCC3G2 VCC3G3 VCC3G4 VCC3G5 VCC3G6 VCCA_3GPLL VCCA_3GBG VSSA_3GBG
VCCA_CRTDAC0 VCCA_CRTDAC1 VSSA_CRTDAC
VCCA_DPLLA VCCA_DPLLB VCCA_HPLL
VCCA_LVDS VSSA_LVDS
VCCA_MPLL VCCA_TVBG
VSSA_TVBG
VCCA_TVDACA0 VCCA_TVDACA1 VCCA_TVDACB0 VCCA_TVDACB1 VCCA_TVDACC0 VCCA_TVDACC1
VCCD_HMPLL0 VCCD_HMPLL1
VCCD_LVDS0 VCCD_LVDS1 VCCD_LVDS2
VCCD_TVDAC VCC_HV0
VCC_HV1 VCC_HV2
VCCD_QTVDAC VCCAUX0
VCCAUX1 VCCAUX2 VCCAUX3 VCCAUX4 VCCAUX5 VCCAUX6 VCCAUX7 VCCAUX8 VCCAUX9 VCCAUX10 VCCAUX11 VCCAUX12 VCCAUX13 VCCAUX14 VCCAUX15 VCCAUX16 VCCAUX17 VCCAUX18 VCCAUX19 VCCAUX20 VCCAUX21 VCCAUX22 VCCAUX23 VCCAUX24 VCCAUX25 VCCAUX26 VCCAUX27 VCCAUX28 VCCAUX29 VCCAUX30 VCCAUX31 VCCAUX32 VCCAUX33 VCCAUX34 VCCAUX35 VCCAUX36 VCCAUX37 VCCAUX38 VCCAUX39 VCCAUX40
POWER
POWER
945PM
945PM
+1.05V 4,5,6,7,9,12,15,41,43,44 +1.5V 5,7,9,13,15,33,41,43,44 +V1.5_PCIE 7 +2_5VRUN 19,43,44 +3VRUN 3,5,7,9,12,13,14,15,16,18,19,22,23,27,28,29,33,34,35,36,42,43,44
+1.05V
AC14
VTT_0 VTT_1 VTT_2 VTT_3 VTT_4 VTT_5 VTT_6 VTT_7 VTT_8
VTT_9 VTT_10 VTT_11 VTT_12 VTT_13 VTT_14 VTT_15 VTT_16 VTT_17 VTT_18 VTT_19 VTT_20 VTT_21 VTT_22 VTT_23 VTT_24 VTT_25 VTT_26 VTT_27 VTT_28 VTT_29 VTT_30 VTT_31 VTT_32 VTT_33 VTT_34 VTT_35 VTT_36 VTT_37 VTT_38 VTT_39 VTT_40 VTT_41 VTT_42 VTT_43 VTT_44 VTT_45 VTT_46 VTT_47 VTT_48 VTT_49 VTT_50 VTT_51 VTT_52 VTT_53 VTT_54 VTT_55 VTT_56 VTT_57 VTT_58 VTT_59 VTT_60 VTT_61 VTT_62 VTT_63 VTT_64 VTT_65 VTT_66 VTT_67 VTT_68 VTT_69 VTT_70 VTT_71 VTT_72 VTT_73 VTT_74 VTT_75 VTT_76
AB14 W14 V14 T14 R14 P14 N14 M14 L14 AD13 AC13 AB13 AA13 Y13 W13 V13 U13 T13 R13 N13 M13 L13 AB12 AA12 Y12 W12 V12 U12 T12 R12 P12 N12 M12 L12 R11 P11 N11 M11 R10 P10 N10 M10 P9 N9 M9 R8 P8 N8 M8 P7 N7 M7 R6 P6 M6 A6 R5 P5 N5 M5 P4 N4 M4 R3 P3 N3 M3 R2 P2 M2 D2 AB1 R1 P1 N1 M1
330U/2.5V/ESR-9/POS
330U/2.5V/ESR-9/POS
+
+
C231
C231
C149
C149
4.7u/6.3V_6
4.7u/6.3V_6
C268
C268
0.22u/10V
0.22u/10V
0.22u/10V
0.22u/10V
2005/07/14
VTTLF_CAP3
C129
C129
0.47U/10V_6
0.47U/10V_6
VTT_56 , VTT_71 and 72 are attached with 0.1u seperated .Checking
2005/07/14
VTTLF_CAP2 VTTLF_CAP1
0.47U/10V_6
0.47U/10V_6
C610
C610
C119
C119
0.22u/10V
0.22u/10V
C243
C243
2.2u/6.3V_6
2.2u/6.3V_6
C269
C269
0.47U/10V_6
0.47U/10V_6
C256
C256
C226
C226
0.1u/10V
0.1u/10V
+1.05V
+1.05V
C196
C196 10u/10V_8
10u/10V_8
C156
C156
0.47U/10V_6
0.47U/10V_6
10
D D
PROJECT : TW3
PROJECT : TW3
PROJECT : TW3
Quanta Computer Inc.
Quanta Computer Inc.
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Calistoga_E(POWER2)
Calistoga_E(POWER2)
Calistoga_E(POWER2)
Date: Sheet
Date: Sheet
1
2
3
4
5
6
Date: Sheet
7
Quanta Computer Inc.
10 47Thursday, March 09, 2006
10 47Thursday, March 09, 2006
10 47Thursday, March 09, 2006
of
of
of
8
B1A
B1A
B1A
5
U32I
U32I
AC41
VSS_0
AA41
VSS_1
W41
VSS_2
T41
VSS_3
P41
VSS_4
M41
VSS_5
J41
VSS_6
F41
VSS_7
D D
C C
B B
A A
AV40 AP40 AN40 AK40
AJ40 AH40 AG40 AF40 AE40
AY39
AW39
AV39 AR39 AN39
AJ39 AC39 AB39 AA39
W39
M39
AT38 AM38 AH38 AG38 AF38 AE38
AK37 AH37 AB37 AA37
W37
M37
AY36
AW36
AN36 AH36 AG36 AF36 AE36 AC36
BA35 AV35 AR35 AH35 AB35 AA35
W35
M35
AN34
B40
Y39 V39
T39 R39 P39 N39
H39 G39 F39 D39
C38
Y37 V37
T37 R37 P37 N37
H37 G37 F37 D37
C36 B36
Y35 V35
T35 R35 P35 N35
H35 G35 F35 D35
VSS_8 VSS_9 VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 VSS_16 VSS_17 VSS_18 VSS_19 VSS_20 VSS_21 VSS_22 VSS_23 VSS_24 VSS_25 VSS_26 VSS_27 VSS_28 VSS_29 VSS_30 VSS_31 VSS_32 VSS_33 VSS_34
L39
VSS_35
J39
VSS_36 VSS_37 VSS_38 VSS_39 VSS_40 VSS_41 VSS_42 VSS_43 VSS_44 VSS_45 VSS_46 VSS_47 VSS_48 VSS_49 VSS_50 VSS_51 VSS_52 VSS_53 VSS_54 VSS_55 VSS_56 VSS_57 VSS_58 VSS_59
L37
VSS_60
J37
VSS_61 VSS_62 VSS_63 VSS_64 VSS_65 VSS_66 VSS_67 VSS_68 VSS_69 VSS_70 VSS_71 VSS_72 VSS_73 VSS_74 VSS_75 VSS_76 VSS_77 VSS_78 VSS_79 VSS_80 VSS_81 VSS_82 VSS_83 VSS_84 VSS_85 VSS_86 VSS_87 VSS_88 VSS_89
L35
VSS_90
J35
VSS_91 VSS_92 VSS_93 VSS_94 VSS_95 VSS_96
945PM
945PM
VSS
VSS
4
VSS_97 VSS_98
VSS_99 VSS_100 VSS_101 VSS_102 VSS_103 VSS_104 VSS_105 VSS_106 VSS_107 VSS_108 VSS_109 VSS_110 VSS_111 VSS_112 VSS_113 VSS_114 VSS_115 VSS_116 VSS_117 VSS_118 VSS_119 VSS_120 VSS_121 VSS_122 VSS_123 VSS_124 VSS_125 VSS_126 VSS_127 VSS_128 VSS_129 VSS_130 VSS_131 VSS_132 VSS_133 VSS_134 VSS_135 VSS_136 VSS_137 VSS_138 VSS_139 VSS_140 VSS_141 VSS_142 VSS_143 VSS_144 VSS_145 VSS_146 VSS_147 VSS_148 VSS_149 VSS_150 VSS_151 VSS_152 VSS_153 VSS_154 VSS_155 VSS_156 VSS_157 VSS_158 VSS_159 VSS_160 VSS_161 VSS_162 VSS_163 VSS_164 VSS_165 VSS_166 VSS_167 VSS_168 VSS_169 VSS_170 VSS_171 VSS_172 VSS_173 VSS_174 VSS_175 VSS_176 VSS_177 VSS_178 VSS_179
AK34 AG34 AF34 AE34 AC34 C34 AW33 AV33 AR33 AE33 AB33 Y33 V33 T33 R33 M33 H33 G33 F33 D33 B33 AH32 AG32 AF32 AE32 AC32 AB32 G32 B32 AY31 AV31 AN31 AJ31 AG31 AB31 Y31 AB30 E30 AT29 AN29 AB29 T29 N29 K29 G29 E29 C29 B29 A29 BA28 AW28 AU28 AP28 AM28 AD28 AC28 W28 J28 E28 AP27 AM27 AK27 J27 G27 F27 C27 B27 AN26 M26 K26 F26 D26 AK25 P25 K25 H25 E25 D25 A25 BA24 AU24 AL24 AW23
3
U32J
U32J
AT23
VSS_180
AN23
VSS_181
AM23
VSS_182
AH23
VSS_183
AC23
VSS_184
W23
VSS_185
K23
VSS_186
J23
VSS_187
F23
VSS_188
C23
VSS_189
AA22
VSS_190
K22
VSS_191
G22
VSS_192
F22
VSS_193
E22
VSS_194
D22
VSS_195
A22
VSS_196
BA21
VSS_197
AV21
VSS_198
AR21
VSS_199
AN21
VSS_200
AL21
VSS_201
AB21
VSS_202
Y21
VSS_203
P21
VSS_204
K21
VSS_205
J21
VSS_206
H21
VSS_207
C21
VSS_208
AW20
VSS_209
AR20
VSS_210
AM20
AA20
AN19 AC19
W19
AH18
AY17 AR17 AP17
AM17
AK17 AV16 AN16
AL16
AN15
AM15
AK15
BA14 AT14 AK14 AD14 AA14
AV13 AR13 AN13
AM13
AL13
AG13
AY12 AC12
AD11 AA11
M15
U14 H14
D13
H12
K20 B20 A20
K19 G19 C19
P18 H18 D18 A18
F16 C16
N15 L15
B15 A15
K14 E14
P13 F13
B13
K12 E12
Y11
VSS_211 VSS_212 VSS_213 VSS_214 VSS_215 VSS_216 VSS_217 VSS_218 VSS_219 VSS_220 VSS_221 VSS_222 VSS_223 VSS_224 VSS_225 VSS_226 VSS_227 VSS_228 VSS_229 VSS_230 VSS_231 VSS_232 VSS_233 VSS_234
J16
VSS_235 VSS_236 VSS_237 VSS_238 VSS_239 VSS_240 VSS_241 VSS_242 VSS_243 VSS_244 VSS_245 VSS_246 VSS_247 VSS_248 VSS_249 VSS_250 VSS_251 VSS_252 VSS_253 VSS_254 VSS_255 VSS_256 VSS_257 VSS_258 VSS_259 VSS_260 VSS_261 VSS_262 VSS_263 VSS_264 VSS_265 VSS_266 VSS_267 VSS_268 VSS_269 VSS_270 VSS_271 VSS_272
945PM
945PM
VSS
VSS
2
VSS_273 VSS_274 VSS_275 VSS_276 VSS_277 VSS_278 VSS_279 VSS_280 VSS_281 VSS_282 VSS_283 VSS_284 VSS_285 VSS_286 VSS_287 VSS_288 VSS_289 VSS_290 VSS_291 VSS_292 VSS_293 VSS_294 VSS_295 VSS_296 VSS_297 VSS_298 VSS_299 VSS_300 VSS_301 VSS_302 VSS_303 VSS_304 VSS_305 VSS_306 VSS_307 VSS_308 VSS_309 VSS_310 VSS_311 VSS_312 VSS_313 VSS_314 VSS_315 VSS_316 VSS_317 VSS_318 VSS_319 VSS_320 VSS_321 VSS_322 VSS_323 VSS_324 VSS_325 VSS_326 VSS_327 VSS_328 VSS_329 VSS_330 VSS_331 VSS_332 VSS_333 VSS_334 VSS_335 VSS_336 VSS_337 VSS_338 VSS_339 VSS_340 VSS_341 VSS_342 VSS_343 VSS_344 VSS_345 VSS_346 VSS_347 VSS_348 VSS_349 VSS_350 VSS_351 VSS_352 VSS_353 VSS_354 VSS_355 VSS_356 VSS_357 VSS_358 VSS_359 VSS_360
J11 D11 B11 AV10 AP10 AL10 AJ10 AG10 AC10 W10 U10 BA9 AW9 AR9 AH9 AB9 Y9 R9 G9 E9 A9 AG8 AD8 AA8 U8 K8 C8 BA7 AV7 AP7 AL7 AJ7 AH7 AF7 AC7 R7 G7 D7 AG6 AD6 AB6 Y6 U6 N6 K6 H6 B6 AV5 AF5 AD5 AY4 AR4 AP4 AL4 AJ4 Y4 U4 R4 J4 F4 C4 AY3 AW3 AV3 AL3 AH3 AG3 AF3 AD3 AC3 AA3 G3 AT2 AR2 AP2 AK2 AJ2 AD2 AB2 Y2 U2 T2 N2 J2 H2 F2 C2 AL1
1
11
PROJECT : TW3
PROJECT : TW3
PROJECT : TW3
Quanta Computer Inc.
Quanta Computer Inc.
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Calistoga_F(VSS, NCTF)
Calistoga_F(VSS, NCTF)
Calistoga_F(VSS, NCTF)
Date: Sheet
Date: Sheet
5
4
3
2
Date: Sheet
Quanta Computer Inc.
of
of
of
11 47Thursday, March 09, 2006
11 47Thursday, March 09, 2006
11 47Thursday, March 09, 2006
1
B1A
B1A
B1A
1
RTC
3VPCU
VCCRTC_2
R201
R201 1K/F
A A
5VPCU
B B
C C
1K/F
4 3 2 1
CN8
CN8 DFHD02MS784
DFHD02MS784
R197 1.2K/FR197 1.2K/F
R196
R196
4.7K
4.7K
R199
R199 15K/F
15K/F
SATA_LED#26
Review current rating
20MIL 20MIL
VCCRTC
D5
D5 CH500H-40
CH500H-40
D4
D4 CH500H-40
CH500H-40
R200
R200
1K/F
1K/F
VCCRTC
R1981MR198 1M
+3VRUN
VCCRTC_3VCCRTC_1
R148
R148 10K
10K
SATA_RXN0_C29 SATA_RXP0_C29
SATA_TXN029 SATA_TXP029
CLK_PCIE_SATA#3 CLK_PCIE_SATA3
25mils/15mils
2
12
C457
C457 1u/10V
1u/10V
Internal PU
Q14
Q14
MMBT3904
MMBT3904
2
Internal PU
SATA_LED#
CKL:1n ~ 20nF
Place near to Mini-door
R195
R195 20K/F
20K/F
G1
G1 *SHORT_ PAD1
*SHORT_ PAD1
C463
C463 1u/16V_6
1u/16V_6
13
C709 3900p/25VC709 3900p/25V
C708 3900p/25VC708 3900p/25V
T35PAD T35PAD T34PAD T34PAD T37PAD T37PAD T36PAD T36PAD
R422 24.9/FR422 24.9/F
Place within 500 mils of ICH7
PDDACK#29
IRQ1429 PIORDY29 PDDREQ29
C452
C452
18p/50V
18p/50V
Y2
Y2
32.768KHZ
32.768KHZ
C453
C453
18p/50V
18p/50V
T38T38 T72T72
CLK_PCIE_SATA# CLK_PCIE_SATA
PDIOR#29 PDIOW#29
3
CKL:C1/C2: 18pF -> CL:12.5pF C1/C: 10pF -> CL Value =
8.5pF
CLK_32KX1
23
R189
R189 10M_6
10M_6
4 1
CLK_32KX2
RTCRST#
SM_INTRUDER# ICH_INTVRMEN
ACZ_BCLK ACZ_SYNC
ACZ_RST# ACZ_SDIN0
ACZ_SDIN1 ACZ_SDIN2
ACZ_SDOUT
SATA_RXN0_C SATA_RXP0_C SATA_TXN0_C SATA_TXP0_C
SATA_RXN2_C SATA_RXP2_C SATA_TXN2_C SATA_TXP2_C
SATA_BIAS
PDIOR# PDIOW# PDDACK# IRQ14 PIORDY PDDREQ
AB1 AB2
AA3
AF18
AF3 AE3 AG2 AH2
AF7 AE7 AG6 AH6
AF1 AE1
AH10 AG10
AF15 AH15 AF16 AH16 AG16 AE15
Y5
W4 W1
Y1 Y2
W3
V3 U3 U5
V4 T5
U7 V6 V7
U1 R6
R5 T2
T3 T1
T4
U36A
U36A
RTXC1 RTCX2
RTCRST# INTRUDER#
INTVRMEN EE_CS
EE_SHCLK EE_DOUT EE_DIN
LAN_CLK LAN_RSTSYNC LAN_RXD0
LAN_RXD1 LAN_RXD2
LAN_TXD0 LAN_TXD1 LAN_TXD2
ACZ_BIT_CLK ACZ_SYNC
ACZ_RST# ACZ_SDIN0
ACZ_SDIN1 ACZ_SDIN2
ACZ_SDOUT SATALED# SATA0RXN
SATA0RXP SATA0TXN SATA0TXP
SATA2RXN SATA2RXP SATA2TXN SATA2TXP
SATA_CLKN SATA_CLKP
SATARBIASN SATARBIASP
DIOR# DIOW# DDACK# IDEIRQ IORDY DDREQ
ICH7-M
ICH7-M
4
LPCCPU
LPCCPU
RTCLAN
RTCLAN
AC-97/AZALIA
AC-97/AZALIA
SATA
SATA
IDE
IDE
LAD0 LAD1 LAD2 LAD3
LDRQ0#
LDRQ1#/GPIO23
LFRAME#
A20GATE
A20M#
CPUSLP#
TP1/DPRSTP#
TP2/DPSLP#
FERR#
GPIO49/CPUPWRGD
IGNNE#
INIT3_3V#
INIT#
INTR
RCIN#
SMI#
STPCLK#
THERMTRIP#
DD10 DD11 DD12 DD13 DD14 DD15
DCS1# DCS3#
NMI
DD0 DD1 DD2 DD3 DD4 DD5 DD6 DD7 DD8 DD9
DA0 DA1 DA2
AA6 AB5 AC4 Y6
AC3 AA5
AB3 AE22
AH28 AG27 AF24
AH25 AG26 AG24
AG22 AG21 AF22 AF25
AG23 AH24
AF23 AH22 AF26
AB15 AE14 AG13 AF13 AD14 AC13 AD12 AC12 AE12 AF12 AB13 AC14 AF14 AH13 AH14 AC15
AH17 AE17 AF17
AE16 AD16
5
LAD0 LAD1 LAD2 LAD3
LDRQ#0 LDRQ#1
GATEA20
TP_H_CPUSLP# H_DPRSTP#_R
H_DPSLP#_R
RCIN#
H_SMI#_R
H_THERMTRIP_R
PDD0 PDD1 PDD2 PDD3 PDD4 PDD5 PDD6 PDD7 PDD8 PDD9 PDD10 PDD11 PDD12 PDD13 PDD14 PDD15
PDA0 PDA1 PDA2
R104 *0R104 *0 R121 0R121 0
R109 0R109 0
T65T65
R123 0R123 0
LAD0 33,36,44 LAD1 33,36,44 LAD2 33,36,44 LAD3 33,36,44
LDRQ#0 36,44
T39T39
LFRAME# 33,36,44 GATEA20 36
H_A20M# 4
PDD[15:0] 29
PDA[2:0] 29
PDCS1# 29 PDCS3# 29
6
R5506 close to MCH
H_CPUSLP# 4,6
H_PWRGD 4
H_IGNNE# 4 H_INIT# 4
H_INTR 4 RCIN# 36 H_NMI 4
H_SMI# 4 H_STPCLK# 4
C784
C784 *0.1u/10V
*0.1u/10V
7
+1.05V
R108
R108
R120
R120
*56_4
*56_4
*56_4
*56_4
ICH_DPRSTP# 4,37 H_DPSLP# 4
Should be 2" close ICH7
R103 24.9/FR103 24.9/F
Should be 2" close ICH7
ACZ_SDOUT
ACZ_SYNC
R187 39R187 39
Near To ICH7-M
R184 39R184 39
RCIN# GATEA20
ACZ_SDIN0
+3VRUN
R404
R404 10K
10K
+1.05V
+3VRUN
+1.05V
R10556R105 56
C460
C460 *10p
*10p
C461
C461 *10p
*10p
8
12
R415
R415 10K
10K
R11056R110 56
H_FERR# 4
PM_THRMTRIP# 4,7
ACZ_SDIN0 30
ACZ_SDOUT_AUDIO 30
ACZ_SYNC_AUDIO 30
ACZ_BCLK
ICH7 internal VR enable strap
INTVRMEN
Enable (default)
D D
Disable
1
VCCRTC
R188
R188 332K/F_6
332K/F_6
1
0
ICH_INTVRMEN
R185*0R185 *0
2
3
4
5
6
ACZ_RST#
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
R186 39R186 39
R174 39R174 39
PROJECT : TW3
PROJECT : TW3
PROJECT : TW3
Quanta Computer Inc.
Quanta Computer Inc.
Quanta Computer Inc.
ICH7-M HOST(1 of 4)
ICH7-M HOST(1 of 4)
ICH7-M HOST(1 of 4)
7
BIT_CLK_AUDIO 30
C459
C459 22p/50V
22p/50V
ACZ_RST#_AUDIO 30
B1A
B1A
B1A
of
of
of
12 47Thursday, March 09, 2006
12 47Thursday, March 09, 2006
12 47Thursday, March 09, 2006
8
1
MINI CARD PCI-E
EXPRESS CARD (NEW CARD)
A A
+3VRUN
R427
R191
R191 10K
10K
R427 10K
10K
R190
R190 10K
10K
B B
2
PCIE_RXN033 PCIE_RXP033 PCIE_TXN033 PCIE_TXP033
PCIE_RXN133 PCIE_RXP133 PCIE_TXN133 PCIE_TXP133
PCIE_RXN224 PCIE_RXP224 PCIE_TXN224 PCIE_TXP224
SPI_CE#
SPI_SI SPI_SO
C312 0.1u/10VC312 0.1u/10V
C313 0.1u/10VC313 0.1u/10V
C319 0.1u/10VC319 0.1u/10V
C318 0.1u/10VC318 0.1u/10V
C311 0.1u/10VC311 0.1u/10V
C310 0.1u/10VC310 0.1u/10V
3
PCIE_RXN0 PCIE_RXP0 PCIE_TXN0_C PCIE_TXP0_C
PCIE_RXN1 PCIE_RXP1 PCIE_TXN1_C PCIE_TXP1_C
PCIE_RXN2 PCIE_RXP2 PCIE_TXN2_C PCIE_TXP2_C
USBOC#0 USBOC#1 USBOC#2 USBOC#3 USBOC#4 USBOC#5 USBOC#6 USBOC#7
E28 E27
H26 H25 G28 G27
K26 K25
M26 M25
P26 P25 N28 N27
R28 R27
F26 F25
J28 J27
L28 L27
T25 T24
R2 P6 P1
P5 P2
D3 C4 D5 D4 E5 C3 A2 B3
U36D
U36D
PERn1 PERp1 PETn1 PETp1
PERn2 PERp2 PETn2 PETp2
PERn3 PERp3 PETn3 PETp3
PERn4 PERp4 PETn4 PETp4
PERn5 PERp5 PETn5 PETp5
PERn6 PERp6 PETn6 PETp6
SPI_CLK SPI_CS# SPI_ARB
SPI_MOSI SPI_MISO
OC0# OC1# OC2# OC3# OC4# OC5#/GPIO29 OC6#/GPIO30 OC7#/GPIO31
ICH7-M
ICH7-M
4
V26
DMI0RXN
V25
DMI0RXP
U28
DMI0TXN
U27
DMI0TXP
Y26
DMI1RXN
Y25
DMI1RXP
W28
DMI1TXN
W27
DMI1TXP
AB26
DMI2RXN
AB25
DMI2RXP
AA28
DMI2TXN
AA27
DMI2TXP
AD25
DMI3RXN
AD24
DMI3RXP
AC28
DMI3TXN
AC27
DMI3TXP
PCI-Express
PCI-Express
Direct Media Interface
Direct Media Interface
DMI_ZCOMP
DMI_IRCOMP
SPI
SPI
USB
USB
USBRBIAS#
DMI_CLKN DMI_CLKP
USBP0N USBP0P USBP1N USBP1P USBP2N USBP2P USBP3N USBP3P USBP4N USBP4P USBP5N USBP5P USBP6N USBP6P USBP7N USBP7P
USBRBIAS
AE28 AE27
C25 D25
F1 F2 G4 G3 H1 H2 J4 J3 K1 K2 L4 L5 M1 M2 N4 N3
D2
USB_RBIAS_PN
D1
Place within 500 mils of ICH7
5
DMI_RXN0 7 DMI_RXP0 7 DMI_TXN0 7 DMI_TXP0 7
DMI_RXN1 7 DMI_RXP1 7 DMI_TXN1 7 DMI_TXP1 7
DMI_RXN2 7 DMI_RXP2 7 DMI_TXN2 7 DMI_TXP2 7
DMI_RXN3 7 DMI_RXP3 7 DMI_TXN3 7 DMI_TXP3 7
CLK_PCIE_ICH# 3 CLK_PCIE_ICH 3
DMI_ZCOMP
USBP0- 26 USBP0+ 26 USBP1- 26 USBP1+ 26 USBP2- 35 USBP2+ 35 USBP3- 33 USBP3+ 33 USBP4- 26 USBP4+ 26 USBP5- 33 USBP5+ 33 USBP6- 33 USBP6+ 33 USBP7- 25 USBP7+ 25
R429
R429
22.6/F
22.6/F
15/15mils
USB CONN
USB CONN
Port Replicatpor
New Card
USB CONN
Bluetooth module
PCI-E MINI Card
Doughter board
25mils/15mils
6
+1.5V
R114
R114
24.9/F
24.9/F
Place within 500 mils of ICH7
+3VRUN
+3VRUN
+3VRUN
Carama USB
+3VSUS
INTG# PERR# REQ5# INTE#
REQ2# REQ1# STOP# INTB#
INTF# INTC# REQ0# IRDY#
USBOC#2 USBOC#1 USBOC#4 USBOC#0
7
8
13
+3VRUN
5
LOCK#
4
REQ3#
3
TRDY#
2
FRAME#
1
+3VRUN
5
REQ4#
4
DEVSEL#
3
SERR#
2 1
+3VRUN
5
INTD#
4
INTH#
3
INTA#
2 1
+3VSUS
5
USBOC#5
4
USBOC#3
3
USBOC#7
2
USBOC#6
1
10
10
10
10
6 7 8 9
6 7 8 9
6 7 8 9
6 7 8 9
RP36
RP36
8.2KX8_4
8.2KX8_4
RP52
RP52
8.2KX8_4
8.2KX8_4
RP53
RP53
8.2KX8_4
8.2KX8_4
RP54
RP54
8.2KX8_4
8.2KX8_4
CKL use 10Kohm
U36B
AD[0..31]27
C C
INTC#27
D D
INTD#27
1
AD0 AD1 AD2 AD3 AD4 AD5 AD6 AD7 AD8 AD9 AD10 AD11 AD12 AD13 AD14 AD15 AD16 AD17 AD18 AD19 AD20 AD21 AD22 AD23 AD24 AD25 AD26 AD27 AD28 AD29 AD30 AD31
INTA# INTB# INTC# INTD#
U36B
E18
AD0
C18
AD1
A16
AD2
F18
AD3
E16
AD4
A18
AD5
E17
AD6
A17
AD7
A15
AD8
C14
AD9
E14
AD10
D14
AD11
B12
AD12
C13
AD13
G15
AD14
G13
AD15
E12
AD16
C11
AD17
D11
AD18
A11
AD19
A10
AD20
F11
AD21
F10
AD22
E9
AD23
D9
AD24
B9
AD25
A8
AD26
A6
AD27
C7
AD28
B6
AD29
E6
AD30
D6
AD31
Interrupt I/F
Interrupt I/F
A3
PIRQA#
B4
PIRQB#
C5
PIRQC#
B5
PIRQD#
AE5
RSVD[1]
AD5
RSVD[2]
AG4
RSVD[3]
AH4
RSVD[4]
AD9
RSVD[5]
ICH7-M
ICH7-M
2
PCI
PCI
MISC
MISC
REQ0# GNT0# REQ1# GNT1# REQ2# GNT2# REQ3#
GNT3# REQ4#/GPIO22 GNT4#/GPIO48
GPIO1/REQ5#
GPIO17/GNT5#
C/BE0# C/BE1# C/BE2# C/BE3#
IRDY#
PAR
PCIRST#
DEVSEL#
PERR#
PLOCK#
SERR#
STOP#
TRDY#
FRAME#
PLTRST#
PCICLK
PME#
GPIO2/PIRQE#
GPIO3/PIRQF# GPIO4/PIRQG# GPIO5/PIRQH#
RSVD[6] RSVD[7] RSVD[8] RSVD[9]
MCH_SYNC#
D7 E7 C16 D16 C17 D17 E13 F13 A13 A14 C8 D8
B15 C12 D12 C15
A7 E10 B18 A12 C9 E11 B10 F15 F14 F16
C26 A9 B19
G8 F7 F8 G7
AE9 AG8 AH8 F21 AH20
REQ0# REQ1# REQ2#
GNT2# REQ3# GNT3# REQ4# GNT4# REQ5# GNT5#
C/BE0# C/BE1# C/BE2# C/BE3#
IRDY# PAR PCIRST# DEVSEL# PERR# LOCK# SERR# STOP# TRDY# FRAME#
PLT_RST-R# PCLK_ICH PCI_PME#
INTE# INTF# INTG# INTH#
MCH_ICH_SYNC
3
Moved from GNT6 on ICH6 to GNT3 per ICH7 C-spec
R162
REQ2# 27 GNT2# 27
C/BE0# 27 C/BE1# 27 C/BE2# 27 C/BE3# 27
IRDY# 27 PAR 27 PCIRST# 27 DEVSEL# 27 PERR# 27
SERR# 27 STOP# 27 TRDY# 27 FRAME# 27
PCLK_ICH 3 PCI_PME# 27
MCH_ICH_SYNC 7 PLTRST# 14,18,24,29,33,44
PLT_RST-R#
R162 *1K_4
*1K_4
R416
R416 *1K_4
*1K_4
U7
U7
2 1
TC7SH08FU
TC7SH08FU
3.22.1
R168
R168 *1K_4
*1K_4
PLT_RST-R# 7
+3VRUN
3 5
C704
C704
0.1u/10V
0.1u/10V
4
Don't connect to PCI device / Express card
4
5
LPC (default)
PCLK_ICH
R423
R423 *10
*10
1 2
C707
C707 *8.2P_16V
*8.2P_16V
1 2
Reserved for EMI. Place resister and cap close to ICH.
6
ICH7 Boot BIOS select
STRAP
GNT5# R1
GNT4# R2
UNSTUFF11 UNSTUFF
PCI UNSTUFF10 STUFF
01 STUFFSPI UNSTUFF
PROJECT : TW3
PROJECT : TW3
PROJECT : TW3
Quanta Computer Inc.
Quanta Computer Inc.
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
ICH7-M PCI E(2 of 4)
ICH7-M PCI E(2 of 4)
ICH7-M PCI E(2 of 4)
Date: Sheet
Date: Sheet
Date: Sheet
Quanta Computer Inc.
7
of
of
of
13 47Thursday, March 09, 2006
13 47Thursday, March 09, 2006
13 47Thursday, March 09, 2006
8
B1A
B1A
B1A
1
2
3
4
5
6
7
8
+3V_S5+3V_S5
PCLK_SMB
PDAT_SMB
A A
R376
No stuff-->boot
PCIE_WAKE#
R124 2.2KR124 2.2K R128 2.2KR128 2.2K R156 680R156 680
12
Stuff-->No boot
+3VRUN
R411
R411 *1K_4
*1K_4
ACZ_SPKR30
+3VRUN
R129
R129
R126
R126
*10K
*10K
*10K
*10K
PM_STPPCI#3
B B
C C
PM_STPCPU#3
+3VRUN
R418
R418
8.2K/F
8.2K/F
THERM_ALERT#5
No ASF support
CLKRUN#27,36,44
PCIE_WAKE#24,33
SCI#36
KBSMI#36
GPIO38
High
D D
1
Low
2
PM_BMBUSY#7
R130 0R130 0 R127 0R127 0
ICH_GPO3329
SERIRQ27,36,44
T28T28
PCLK_SMB3,33 PDAT_SMB3,33
RI#27
SUS_STAT#27,44
SYS_RST#4
T24T24
T64T64 T66T66
T22T22
VR_PWRGD_CK410
R141 0R141 0 R143 0R143 0
Function
CRT
DVI
PCLK_SMB BOARD_ID1 PDAT_SMB SMB_LINK_ALERT# SMLINK0 SMLINK1
RI#
SUS_STAT# SYS_RST#
R166 0R166 0
SMBALERT# PM_STPPCI_ICH#
PM_STPCPU_ICH#
CLKRUN# ICH_GPO33
BOARD_ID2 PCIE_WAKE#
SERIRQ
RUNTIME_SCI#_R EXTSMI#_R
DELAY_VR_PWRGOOD7,37
+3VRUN
3
C22 B22 A26 B25 A25
A28 A19
A27 A22
AB18
B23
AC20
AF21
A21 B21
E23 AG18 AC19
U2
F20 AH21
AF20 AD22 AC21
AC18
E21
PWROK36
R482
R482 10K
10K
GPIO38
12
R483
R483 *10K
*10K
SYS_RST is suspend rail
U36C
U36C
SMBCLK SMBDATA LINKALERT# SMLINK0 SMLINK1
RI# SPKR
SUS_STAT# SYS_RST#
GPIO0/BM_BUSY# GPIO11/SMBALERT# GPIO18/STPPCI#
GPIO20/STPCPU# GPIO26 GPIO27
GPIO28 GPIO32/CLKRUN# GPIO33/AZ_DOCK_EN#
GPIO34/AZ_DOCK_RST# WAKE#
SERIRQ THRM#
VRMPWRGD GPIO6
GPIO7 GPIO8
ICH7-M
ICH7-M
RI# SMB_LINK_ALERT# SMLINK0 SMLINK1 EXTSMI#_R WAKE_SCI#_R SMBALERT#
3/9 Change to NI
PWM require 6.9K Change to 6.8K
R193 *6.8KR193 *6.8K
+3VRUN
R182
R182
100K
100K
Level is incorrect !!
4
SMB
SMB
SYS
SYS
GPIO
GPIO
GPIO
GPIO
R389 10KR389 10K R391 10KR391 10K
R394 10KR394 10K R153 *10KR153 *10K R95 10KR95 10K R395 10KR395 10K
GPIO21/SATA0GP GPIO19/SATA1GP GPIO36/SATA2GP
SATA
GPIO
SATA
GPIO
GPIO37/SATA3GP
CLK14
Clocks
Clocks
Power MGT
Power MGT
+3VSUS
2 1
CLK48 SUSCLK SLP_S3#
SLP_S4# SLP_S5#
PWROK
GPIO16/DPRSLPVR
TP0/BATLOW#
PWRBTN#
LAN_RST#
RSMRST#
GPIO9
GPIO10 GPIO12 GPIO13 GPIO14 GPIO15 GPIO24 GPIO25 GPIO35 GPIO38 GPIO39
C451
C451
0.047u/10V
0.047u/10V
U15
U15
4
TC7SH08FU
TC7SH08FU
3 5
Board ID Function
ID [1:0]
ID2
ID3 Reserve
ID4
AF19 AH18 AH19 AE19
AC1 B2
C20 B24
D23 F22
AA4 AC22 C21 C23
C19 Y4 E20
A20 F19 E19 R4 E22 R3 D20 AD21 AD20 AE20
ICH_PWROK
00: TW3 01: DW1
0: SATA HDD 1: PATA HDD
0: No docking. 1: w/ docking
5
SWI# DNBSWON# SYS_RST# PM_BATLOW#
BOARD_ID0 BOARD_ID3 BOARD_ID4
14M_ICH CLKUSB_48
ICH_SUSCLK
R115 100/FR115 100/F R122 100/FR122 100/F
ICH_PWROK PM_DPRSLPVR_R PM_BATLOW#_R DNBSWON#
R158 100KR158 100K
R98 0R98 0
PM_RSMRST#_R SWI#
WAKE_SCI#_R
GPIO38
12
R183
R183 10K
10K
R409 10KR409 10K R117 10KR117 10KR392 10KR392 10K R396 10KR396 10K R401 8.2K/FR401 8.2K/F
14M_ICH 3 CLKUSB_48 3
T31T31
SUSB# 36 SUSC# 36
T21T21
R113 100/FR113 100/F R400 100/FR400 100/F
DNBSWON# 36
PLTRST# 13,18,24,29,33,44
R425 100/FR425 100/F
SWI# 36
T67T67 T27T27 T19T19 T40T40 T25T25
T29T29
T30T30
R421
R421 *10K_4
*10K_4
12
R167
R167 10K
10K
R116 0R116 0
RSMRST#
Place these close to ICH7.
CLKUSB_48
6
+3V_S5
R112 *100KR112 *100K
12
12
12
SYS_RST# CLKRUN# SERIRQ RUNTIME_SCI#_R
RSMRST#
CLK_EN#3,37
R399 *10KR399 *10K R420 8.2K/FR420 8.2K/F R412 8.2K/FR412 8.2K/F R140 10KR140 10K
R424 10KR424 10K
+3VRUN
U14
U14
1
5
2
VR_PWRGD_CK410
43
NL17SZ14DFT2G
NL17SZ14DFT2G
Note: External pull-up 3V
PM_EXTTS#1 7 PM_DPRSLPVR 37
PM_BATLOW# 36
RSMRST# 36
GPIO25 /Suspend rail is a HW strap , don't pull down .
14M_ICH
R428
R428 *10
*10
C712
C712 *4.7P_50V
*4.7P_50V
R147
R147 *10K
*10K
R139
R139 10K
10K
12
R372
R372 *10_NC
*10_NC
12
C637
C637 *4.7P_50V_NC
*4.7P_50V_NC
+3VRUN+3VRUN +3VRUN
12
R371
R371 *10K_NC
*10K_NC
BOARD_ID2BOARD_ID0 BOARD_ID1 BOARD_ID4
12
R367
R367 10K
10K
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
ICH7-M GPIO(3 of 4)
ICH7-M GPIO(3 of 4)
ICH7-M GPIO(3 of 4)
Date: Sheet
Date: Sheet
Date: Sheet
7
CKL :100Kohm PD
R136
R136 *10K
*10K
BOARD_ID3
12
R137
R137 10K
10K
PROJECT : TW3
PROJECT : TW3
PROJECT : TW3
Quanta Computer Inc.
Quanta Computer Inc.
Quanta Computer Inc.
+3VRUN
14
+3VRUN+3VRUN
R368
R368 10K
10K
12
14 47Thursday, March 09, 2006
14 47Thursday, March 09, 2006
14 47Thursday, March 09, 2006
8
R366
R366 *10K
*10K
B1A
B1A
B1A
of
of
of
1
U36E
U36E
A4
VSS[1]
A23
VSS[2]
B1
VSS[3]
B8
VSS[4]
B11
VSS[5]
B14
VSS[6]
B17
VSS[7]
B20
VSS[8]
B26
VSS[9]
B28
VSS[10]
C2
VSS[11]
M12 M13 M14 M15 M16 M17 M24 M27 M28
C27 D10 D13 D18 D21 D24
E15
F12 F27 F28
G14 G18 G21 G24 G25 G26
H24 H27 H28
K24 K27 K28
N11 N12 N13 N14 N15 N16 N17 N18 N24 N25 N26
P12 P13 P14 P15 P16 P17 P24 P27
C6
VSS[12] VSS[13] VSS[14] VSS[15] VSS[16] VSS[17] VSS[18]
E1
VSS[19]
E2
VSS[20]
E4
VSS[21]
E8
VSS[22] VSS[23]
F3
VSS[24]
F4
VSS[25]
F5
VSS[26] VSS[27] VSS[28] VSS[29]
G1
VSS[30]
G2
VSS[31]
G5
VSS[32]
G6
VSS[33]
G9
VSS[34] VSS[35] VSS[36] VSS[37] VSS[38] VSS[39] VSS[40]
H3
VSS[41]
H4
VSS[42]
H5
VSS[43] VSS[44] VSS[45] VSS[46]
J1
VSS[47]
J2
VSS[48]
J5
VSS[49]
J24
VSS[50]
J25
VSS[51]
J26
VSS[52] VSS[53] VSS[54] VSS[55]
L13
VSS[56]
L15
VSS[57]
L24
VSS[58]
L25
VSS[59]
L26
VSS[60]
M3
VSS[61]
M4
VSS[62]
M5
VSS[63] VSS[64] VSS[65] VSS[66] VSS[67] VSS[68] VSS[69] VSS[70] VSS[71] VSS[72]
N1
VSS[73]
N2
VSS[74]
N5
VSS[75]
N6
VSS[76] VSS[77] VSS[78] VSS[79] VSS[80] VSS[81] VSS[82] VSS[83] VSS[84] VSS[85] VSS[86] VSS[87]
P3
VSS[88]
P4
VSS[89] VSS[90] VSS[91] VSS[92] VSS[93] VSS[94] VSS[95] VSS[96] VSS[97]
ICH7-M
ICH7-M
1
A A
B B
C C
D D
VSS[98]
VSS[99] VSS[100] VSS[101] VSS[102] VSS[103] VSS[104] VSS[105] VSS[106] VSS[107] VSS[108] VSS[109] VSS[110] VSS[111] VSS[112] VSS[113] VSS[114] VSS[115] VSS[116] VSS[117] VSS[118] VSS[119] VSS[120] VSS[121] VSS[122] VSS[123] VSS[124] VSS[125] VSS[126] VSS[127] VSS[128] VSS[129] VSS[130] VSS[131] VSS[132] VSS[133] VSS[134] VSS[135] VSS[136] VSS[137] VSS[138] VSS[139] VSS[140] VSS[141] VSS[142] VSS[143] VSS[144] VSS[145] VSS[146] VSS[147] VSS[148] VSS[149] VSS[150] VSS[151] VSS[152] VSS[153] VSS[154] VSS[155] VSS[156] VSS[157] VSS[158] VSS[159] VSS[160] VSS[161] VSS[162] VSS[163] VSS[164] VSS[165] VSS[166] VSS[167] VSS[168] VSS[169] VSS[170] VSS[171] VSS[172] VSS[173] VSS[174] VSS[175] VSS[176] VSS[177] VSS[178] VSS[179] VSS[180] VSS[181] VSS[182] VSS[183] VSS[184] VSS[185] VSS[186] VSS[187] VSS[188] VSS[189] VSS[190] VSS[191] VSS[192] VSS[193] VSS[194]
P28 R1 R11 R12 R13 R14 R15 R16 R17 R18 T6 T12 T13 T14 T15 T16 T17 U4 U12 U13 U14 U15 U16 U17 U24 U25 U26 V2 V13 V15 V24 V27 V28 W6 W24 W25 W26 Y3 Y24 Y27 Y28 AA1 AA24 AA25 AA26 AB4 AB6 AB11 AB14 AB16 AB19 AB21 AB24 AB27 AB28 AC2 AC5 AC9 AC11 AD1 AD3 AD4 AD7 AD8 AD11 AD15 AD19 AD23 AE2 AE4 AE8 AE11 AE13 AE18 AE21 AE24 AE25 AF2 AF4 AF8 AF11 AF27 AF28 AG1 AG3 AG7 AG11 AG14 AG17 AG20 AG25 AH1 AH3 AH7 AH12 AH23 AH27
2
+5VRUN +3VRUN
15/15mils
+1.5V
+1.5V
C425
C425
0.1u/10V
0.1u/10V
2
3
21
D2
R161
R161
PDZ5.6BD2PDZ5.6B
100/F
100/F
C393
C414
C414 1u/16V_6
1u/16V_6
C393
0.1u/10V
0.1u/10V
+1.5V +1.5V_PCIE_ICH
L20
L20
BLM18PG181SN1
BLM18PG181SN1
R102
R102
1 2
1/F_6
1/F_6
+3VRUN
3
12
+3V_S5
V5REF(1)
5VPCU 3VPCU
R19210R192 10
C456
C456 1u/16V_6
1u/16V_6
+
+
C387
C387 220U
220U
L19
L19 1uH_6
1uH_6
C315
C315
0.01u/16V
0.01u/16V
C420
C420
0.1u/10V
0.1u/10V
R1940R194 0
C449
C449
0.1u/10V
0.1u/10V
+1.5V
4
21
D3 PDZ5.6BD3PDZ5.6B
C355
C355
0.1u/10V
0.1u/10V
30mils
C429
C429
0.1u/10V
0.1u/10V
4
15/15mils
C440
C440
0.1u/10V
0.1u/10V
C362
C362
0.1u/10V
0.1u/10V
30mils
GPLL_R_LGPLL_R
C316
C316
10u/10V_8
10u/10V_8
PAD
PAD
V5REF_SUS
C335
C335
0.1u/10V
0.1u/10V
+3VRUN
C430
C430
0.1u/10V
0.1u/10V
+1.5V
C396
C396 1u/10V
1u/10V
+1.5V
C426
C426 1u/10V
1u/10V
3VS5_ICH_SUS3
TPVCCSUSLAN1
T68PAD T68PAD
TPVCCSUSLAN2
T33
T33
5
U36F
U36F
G10
V5REF[1]
AD17
V5REF[2]
F6
V5REF_Sus
AA22
Vcc1_5_B[1]
AA23
Vcc1_5_B[2]
AB22
Vcc1_5_B[3]
AB23
Vcc1_5_B[4]
AC23
Vcc1_5_B[5]
AC24
Vcc1_5_B[6]
AC25
Vcc1_5_B[7]
AC26
Vcc1_5_B[8]
AD26
Vcc1_5_B[9]
AD27
Vcc1_5_B[10]
AD28
Vcc1_5_B[11]
D26
Vcc1_5_B[12]
D27
Vcc1_5_B[13]
D28
Vcc1_5_B[14]
E24
Vcc1_5_B[15]
E25
Vcc1_5_B[16]
E26
Vcc1_5_B[17]
F23
Vcc1_5_B[18]
F24
Vcc1_5_B[19]
G22
Vcc1_5_B[20]
G23
Vcc1_5_B[21]
H22
Vcc1_5_B[22]
H23
Vcc1_5_B[23]
J22
Vcc1_5_B[24]
J23
Vcc1_5_B[25]
K22
Vcc1_5_B[26]
K23
Vcc1_5_B[27]
L22
Vcc1_5_B[28]
L23
Vcc1_5_B[29]
M22
Vcc1_5_B[30]
M23
Vcc1_5_B[31]
N22
Vcc1_5_B[32]
N23
Vcc1_5_B[33]
P22
Vcc1_5_B[34]
P23
Vcc1_5_B[35]
R22
Vcc1_5_B[36]
R23
Vcc1_5_B[37]
R24
Vcc1_5_B[38]
R25
Vcc1_5_B[39]
R26
Vcc1_5_B[40]
T22
Vcc1_5_B[41]
T23
Vcc1_5_B[42]
T26
Vcc1_5_B[43]
T27
Vcc1_5_B[44]
T28
Vcc1_5_B[45]
U22
Vcc1_5_B[46]
U23
Vcc1_5_B[47]
V22
Vcc1_5_B[48]
V23
Vcc1_5_B[49]
W22
Vcc1_5_B[50]
W23
Vcc1_5_B[51]
Y22
Vcc1_5_B[52]
Y23
Vcc1_5_B[53]
B27
Vcc3_3[1]
AG28
VccDMIPLL
AB7
Vcc1_5_A[1]
AC6
Vcc1_5_A[2]
AC7
Vcc1_5_A[3]
AD6
Vcc1_5_A[4]
AE6
Vcc1_5_A[5]
AF5
Vcc1_5_A[6]
AF6
Vcc1_5_A[7]
AG5
Vcc1_5_A[8]
AH5
Vcc1_5_A[9]
AD2
VccSATAPLL
AH11
Vcc3_3[2]
AB10
Vcc1_5_A[10]
AB9
Vcc1_5_A[11]
AC10
Vcc1_5_A[12]
AD10
Vcc1_5_A[13]
AE10
Vcc1_5_A[14]
AF10
Vcc1_5_A[15]
AF9
Vcc1_5_A[16]
AG9
Vcc1_5_A[17]
AH9
Vcc1_5_A[18]
E3
VccSus3_3[19]
C1
VccUSBPLL
AA2
VccSus1_05/VccLAN1_05[1]
Y7
VccSus1_05/VccLAN1_05[2]
ICH7-M
ICH7-M
5
Vcc1_05[1] Vcc1_05[2] Vcc1_05[3] Vcc1_05[4] Vcc1_05[5] Vcc1_05[6] Vcc1_05[7] Vcc1_05[8] Vcc1_05[9]
CORE
CORE
Vcc1_05[10] Vcc1_05[11] Vcc1_05[12] Vcc1_05[13] Vcc1_05[14] Vcc1_05[15] Vcc1_05[16] Vcc1_05[17] Vcc1_05[18] Vcc1_05[19] Vcc1_05[20]
VCC PAUX
VCC PAUX
VccSus3_3/VccLAN3_3[1] VccSus3_3/VccLAN3_3[2] VccSus3_3/VccLAN3_3[3] VccSus3_3/VccLAN3_3[4]
Vcc3_3/VccHDA
VccSus3_3/VccSusHDA
V_CPU_IO[1] V_CPU_IO[2]
VCCA3GP
VCCA3GP
V_CPU_IO[3]
Vcc3_3[3] Vcc3_3[4] Vcc3_3[5] Vcc3_3[6] Vcc3_3[7] Vcc3_3[8]
IDE
IDE
Vcc3_3[9] Vcc3_3[10] Vcc3_3[11]
Vcc3_3[12] Vcc3_3[13] Vcc3_3[14] Vcc3_3[15] Vcc3_3[16]
PCI
PCI
Vcc3_3[17] Vcc3_3[18] Vcc3_3[19] Vcc3_3[20] Vcc3_3[21]
VccRTC VccSus3_3[1] VccSus3_3[2]
VccSus3_3[3] VccSus3_3[4] VccSus3_3[5] VccSus3_3[6]
VccSus3_3[7] VccSus3_3[8] VccSus3_3[9]
VccSus3_3[10] VccSus3_3[11] VccSus3_3[12]
USB
USB
VccSus3_3[13] VccSus3_3[14] VccSus3_3[15] VccSus3_3[16] VccSus3_3[17] VccSus3_3[18]
Vcc1_5_A[19] Vcc1_5_A[20]
Vcc1_5_A[21]
ATXARX
ATXARX
Vcc1_5_A[22] Vcc1_5_A[23]
Vcc1_5_A[24] Vcc1_5_A[25]
VccSus1_05[1] VccSus1_05[2]
VccSus1_05[3]
Vcc1_5_A[26] Vcc1_5_A[27] Vcc1_5_A[28] Vcc1_5_A[29] Vcc1_5_A[30]
USB CORE
USB CORE
6
L11 L12 L14 L16 L17 L18 M11 M18 P11 P18 T11 T18 U11 U18 V11 V12 V14 V16 V17 V18
V5 V1 W2 W7
U6 R7 AE23
AE26 AH26
AA7 AB12 AB20 AC16 AD13 AD18 AG12 AG15 AG19
A5 B13 B16 B7 C10 D15 F9 G11 G12 G16
W5 P7 A24
C24 D19 D22 G19
K3 K4 K5 K6 L1 L2 L3 L6 L7 M6 M7 N7
AB17 AC17
T7 F17 G17
AB8 AC8
TP_ICHVCCSUS1
K7
TP_ICHVCCSUS2
C28
TP_ICHVCCSUS3
G20 A1
H6 H7 J6 J7
6
0.1u/10V
0.1u/10V
0.1u/10V
0.1u/10V
C399
C399
0.1u/10V
0.1u/10V
0.1u/10V
0.1u/10V
+3VRUN
C422
C422
0.1u/10V
0.1u/10V
C410
C410
0.1u/10V
0.1u/10V
C447
C447
0.1u/10V
0.1u/10V
C392
C392
0.1u/10V
0.1u/10V
+1.5V
C402
C402
0.1u/10V
0.1u/10V
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
7
+1.05V
+
+
C421
C421
C418
C418
0.1u/10V
0.1u/10V
C369
C369
C427
C427
C587
C587
C338
C338
+3V_S5
+3V_S5
0.1u/10V
0.1u/10V
0.1u/10V
0.1u/10V
C398
C398
C428
C428
0.1u/10V
0.1u/10V
0.1u/10V
0.1u/10V
+3V_S5
C437
C437
0.1u/10V
0.1u/10V
C433
C433
0.1u/10V
0.1u/10V
C370
C370
0.1u/10V
0.1u/10V
T32 PADT32 PAD T60 PADT60 PAD
T23 PADT23 PAD
ICH7-M POWER(4 of 4)
ICH7-M POWER(4 of 4)
ICH7-M POWER(4 of 4)
+3VRUN
C383
C383
0.1u/10V
0.1u/10V
+3VRUN
C390
C390
C386
C386
0.1u/10V
0.1u/10V
0.1u/10V
0.1u/10V
C458
C458
0.1u/10V
0.1u/10V
+1.5V
C423
C423
0.1u/10V
0.1u/10V
Quanta Computer Inc.
Quanta Computer Inc.
Quanta Computer Inc.
7
Oreginal 270U P/N "CH7270LM885"
C415
C415 330u/2.5V
330u/2.5V
C339
C339
0.1u/10V
0.1u/10V
C424
C424
0.1u/10V
0.1u/10V
+3V_S5
C435
C435
0.1u/10V
0.1u/10V
C403
C403
0.1u/10V
0.1u/10V
0.1u/10V
0.1u/10V
VCCRTC
PROJECT : TW3
PROJECT : TW3
PROJECT : TW3
C400
C400
C450
C450
0.1u/10V
0.1u/10V
C442
C442
0.1u/10V
0.1u/10V
C401
C401
0.1u/10V
0.1u/10V
+1.5V
+1.05V
C431
C431
0.1u/10V
0.1u/10V
C348
C348
4.7u/10V_8
4.7u/10V_8
+1.5V
15 47Thursday, March 09, 2006
15 47Thursday, March 09, 2006
15 47Thursday, March 09, 2006
8
15
C439
C439
0.1u/10V
0.1u/10V
of
of
of
8
B1A
B1A
B1A
Loading...
+ 33 hidden pages