1) Since front polarizer is easily damaged, pay attention not to scratch it.
2) Be sure to turn off power supply when inserting or disconnecting from input
connector.
3) Wipe off water drop immediately. Long contact with water may cause
discoloration or spots.
4) When the panel surface is soiled, wipe it with absorbent cotton or other soft
cloth.
5) Since the panel is made of glass, it may break or crack if dropped or bumped
on hard surface.
6) Since CMOS LSI is used in this module, take care of static electricity and insure
human earth when handling.
7) Do not open nor modify the Module Assembly.
AU OPTRONICS CORPORATION B170PW06 V3
8) Do not press the reflector sheet at the back of the module to any directions.
9) In case if a Module has to be put back into the packing container slot after
once it was taken out from the container, do not press the center of the CCFL
Reflector edge. Instead, press at the far ends of the CCFL Reflector edge softly.
Otherwise the TFT Module may be damaged.
10) At the insertion or removal of the Signal Interface Connector, be sure not to
www.jxlcd.com
rotate nor tilt the Interface Connector of the TFT Module.
11) After installation of the TFT Module into an enclosure (Notebook PC Bezel, for
example), do not twist nor bend the TFT Module even momentary. At designing
the enclosure, it should be taken into consideration that no bending/twisting
forces are applied to the TFT Module from outside. Otherwise the TFT Module
may be damaged.
12) Cold cathode fluorescent lamp (CCFL) in LCD contains a small amount of mercury.
Please follow local ordinances or regulations for disposal.
13) Small amount of materials having no flammability grade is used in the LCD module.
The LCD module should be supplied by power complied with requirements of Limited
www.jxlcd.com
Power Source (IEC60950 or UL1950), or be applied exemption.
14) The LCD module is designed so that the CCFL in it is supplied by Limited Current
Circuit (IEC60950 or UL1950). Do not connect the CCFL in Hazardous Voltage Circuit.
Document Version 0.4
4 of 34
Product Specification
Pixel
Format
R.G.B. Vertical Stripe
Note: ICCFL is lamp current
(Note1)
Storage (Non
-
Operating)
[oC]
-
20 to +60
2. General Description
B170PW06 V3 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD
panel, a driver circuit, and backlight system. The screen format is intended to support
the WXGA+ (1440(H) x 900(V)) screen and 262k colors (RGB 6-bits data driver) without
backlight inverter. All input signals are LVDS interface compatible.
B170PW06 V3 is designed for a display unit of notebook style personal computer and
industrial machine.
AU OPTRONICS CORPORATION B170PW06 V3
2.1 General Specification
The following items are characteristics summary on the table at 25 ℃ condition:
Items Unit Specifications
Screen Diagonal [mm] 431.8 (17”W)
Active Area [mm] 367.20(H) X 229.50(V)
Pixels H x V 1440x3(RGB) x 900
Pixel Pitch [mm] 0.255X0.255
Display Mode Normally White
White Luminance
(ICCFL=6.5mA)
Luminance Uniformity 1.25 max. (5 points)
Nominal Input Voltage VDD [Volt] +3.3 typ.
Power Consumption [Watt]
www.jxlcd.com
www.jxlcd.com
Contrast Ratio 300 min
Response Time [ms] 8 typ / 15 Max
[cd/m2]
220 typ. (5 points average)
200 min. (5 points average)
8 max. (Include Logic and Backlight)
Weight
Physical Size
Electrical Interface 2 channel LVDS
Surface Treatment Anti-Glare
Support Color 262K colors ( RGB 6-bit )
Temperature Range
Operating
RoHS Compliance RoHS Compliance
Document Version 0.4
[Grams
[mm]
[oC]
700 max.
L W T
Max 382.70 245.00 6.7
Typical 382.20 244.50
Min
0 to +50
5 of 34
Product Specification
2.2 Optical Characteristics
The optical characteristics are measured under stable conditions at 25℃ (Room Temperature) :
Note 3: The luminance uniformity of 5 or13 points is defined by dividing the maximum luminance values by
the minimum test point luminance
δ
W5
1 0
1 3
δ
Document Version 0.4
W13
7 of 34
Product Specification
Field=2
°
Contrast ratio (CR)=
Brightness on the “White” state
Brightness on the “Black” state
Note 4: Measurement method
The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature
change during measuring. In order to stabilize the luminance, the measurement should be executed after
lighting Backlight for 30 minutes in a stable, windless and dark room.
AU OPTRONICS CORPORATION B170PW06 V3
Photo detector
Note 5: Definition of Average Luminance of White (YL):
Measure the luminance of gray level 63 at 5 points,Y
L (x) is corresponding to the luminance of the point X at Figure in Note (1).
Note 6: Definition of contrast ratio:
www.jxlcd.com
www.jxlcd.com
= [L (1)+ L (2)+ L (3)+ L (4)+ L (5)] / 5
L
Contrast ratio is calculated with the following formula.
Note 7: Definition of Cross Talk (CT)
CT = | YB – YA | / YA × 100 (%)
Document Version 0.4
8 of 34
Product Specification
Where
YA = Luminance of measured location without gray level 0 pattern (cd/m2)
AU OPTRONICS CORPORATION B170PW06 V3
YB = Luminance of measured location with gray level 0 pattern (cd/m2)
Note 8: Definition of response time:
The output signals of BM-7 or equivalent are measured when the input signals are changed from
“Black” to “White” (falling time) and from “White” to “Black” (rising time), respectively. The response time
interval between the 10% and 90% of amplitudes. Refer to figure as below.
"Black"
100%
S
i
90%
g
n
a
l
(
R
e
l
a
t
i
v
e
v
a
l
u
e
)
www.jxlcd.com
www.jxlcd.com
10%
0%
Tr
Tf
"White""White"
Document Version 0.4
9 of 34
Product Specification
Note 8. Definition of viewing angle
Viewing angle is the measurement of contrast ratio ≧10, at the screen center, over a 180°
horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken
down as follows; 90° (θ) horizontal left and right and 90° (Φ) vertical, high (up) and low (down). The
measurement direction is typically perpendicular to the display surface with the screen rotated about
its center to develop the desired measurement viewing angle.
AU OPTRONICS CORPORATION B170PW06 V3
www.jxlcd.com
www.jxlcd.com
Document Version 0.4
10 of 34
Product Specification
DC-DC
Lamp Connector(2pin)
3. Functional Block Diagram
AU OPTRONICS CORPORATION B170PW06 V3
The following diagram shows the functional block of the 17 inches wide Color TFT/LCD Module:
X-Driver
(8 p airs LVDS)
Odd_RxIN 0
Odd_RxIN 1
Odd_RxIN 2
Odd_RxCLKIN
Even_RxIN0
Even_RxIN1
Even_RxIN2
Even_RxC LKI N
VDD
GND
Mating Housing JAE FI-X30H
JAE FI-XB30SL-HF10 or compatible
LCD DRIVE
CARD
LCD
Controlle
Converter
Ref circuit
Y-Driver
TFT ARRAY/CELL
1440(R/G/B) x 3 x 900
Backlight
JST BHSR-02VS-1
www.jxlcd.com
www.jxlcd.com
Document Version 0.4
11 of 34
Product Specification
4. Absolute Maximum Ratings
An absolute maximum rating of the module is as following:
4.1 Absolute Ratings of TFT LCD Module
Item Symbol Min Max Unit Conditions
Logic/LCD Drive
4.2 Absolute Ratings of Backlight Unit
Item Symbol Min Max Unit Conditions
CCFL Current ICCFL - 7.0 [mA] rms Note 1,2
4.3 Absolute Ratings of Environment
Item Symbol Min Max Unit Conditions
Operating
Operation Humidity HOP 5 95 [%RH] Note 3
AU OPTRONICS CORPORATION B170PW06 V3
Vin -0.3 +4.0 [Volt] Note 1,2
TOP 0 +50 [oC] Note 3
Storage Temperature
Storage Humidity HST
Note 1: At Ta (25℃ )
Note 2: Permanent damage to the device may occur if exceed maximum values
Note 3: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).
www.jxlcd.com
www.jxlcd.com
TST -20 +60 [oC] Note 3
5 95
Twb=39°C
[%RH]
Note 3
Operating Range
Document Version 0.4
Storage Range
12 of 34
Product Specification
Drive Voltage
90%
10%
5. Electrical characteristics
5.1 TFT LCD Module
5.1.1 Power Specification
Input power specifications are as follows;
Symble Parameter Min Typ Max Units Note
VDD Logic/LCD
AU OPTRONICS CORPORATION B170PW06 V3
3.0 3.3 3.6 [Volt]
PDD VDD Power
IDD IDD Current
I
Rush
Inrush Current
VDDrp Allowable
- 590
- -
- -
- 2.1 [Watt] Note 1/2
690
1500 [mA]
100 [mV]
Logic/LCD
Drive Ripple
Voltage
Note 1 : Maximum Measurement Condition:Black Pattern
Input signals shall be low or High-impedance state when VDD is off.
It is recommended to refer the specifications of THC63LVDF84A (Thine Electronics Inc.)
in detail.
Signal electrical characteristics are as follows;
AU OPTRONICS CORPORATION B170PW06 V3
Parameter
Vth
Vtl
Differential Input High
Threshold
Differential Input Low
Threshold
(Vcm=+1.2V)
Differential Input
Vcm
Note: LVDS Signal Waveform
V
www.jxlcd.com
www.jxlcd.com
t
Common Mode
Condition Min Max Unit
-
-100
1.125
100
-
1.375
[mV]
[mV]
[V]
Voltage
Vcm
Document Version 0.4
14 of 34
Product Specification
Note 1
(VCCFL)
5.2 Backlight Unit
CCFL Parameter guideline for CCFL Inverter selection (Ref. Remark 1)
AU OPTRONICS CORPORATION B170PW06 V3
Parameter Min Typ Max
CCFL current(ICCFL)
2.0 6.5 7.0
CCFL Frequency(FCCFL)
CCFL startup Voltage(Vs)
CCFL startup Voltage(Vs)
CCFL Voltage
(Reference)
CCFL Power consumption
(PCCFL)
CCFL Life-Time
Remark 1: Typ are AUO recommended Design Points.
www.jxlcd.com
www.jxlcd.com
1-1 All of characteristics listed are measured under the condition using the AUO Test inverter.
40 60 80
-- 1210 1450
-- 1010 1210
639 710 781
1.28 4.62 5.47
12,000 - -
Units Condition
[mA] rms
[KHz]
[Volt] rms
[Volt] rms
[Volt] rms
[Watt]
Hour
(Ta=25℃)
(Ta=25℃)
Note 2,3
(Ta= 0℃)
Note 4
(Ta= 25℃)
Note 4
(Ta=25℃)
Note 5
(Ta=25℃)
Note 5
(Ta=25℃)
1-2 In case of using an inverter other than listed, it is recommended to check the inverter
carefully. Sometimes, interfering noise stripes appear on the screen, and substandard
luminance or flicker at low power may happen.
1-3 In designing an inverter, it is suggested to check safety circuit very carefully. Impedance of
CCFL, for instance, becomes more than 1 [M ohm] when CCFL is damaged.
1-4 Generally, CCFL has some amount of delay time after applying starting voltage. It is
recommended to keep on applying starting voltage for 1 [Sec] until discharge.
1-5 CCFL discharge frequency must be carefully chosen so as not to produce interfering noise
stripes on the screen.
1-6 Reducing CCFL current increases CCFL discharge voltage and generally increases CCFL
discharge frequency. So all the parameters of an inverter should be carefully designed so as
not to produce too much leakage current from high-voltage output of the inverter.
Document Version 0.4
15 of 34
Product Specification
Note 1: It should be employed the inverter which has “Duty Dimming”, if ICCFL is less than 2mA.
Note 2: CCFL discharge frequency should be carefully determined to avoid interference between
inverter and TFT LCD.
Note 3: The frequency range will not affect to lamp life and reliability characteristics.
Note 4: Theoutput voltage of inverter should be able to give out a power after ballast capacitor , the
generating capacity have to be larger than a lamp startup voltage, otherwise backlight may has
blinking for a moment after turns on or can not be turned on.
AU OPTRONICS CORPORATION B170PW06 V3
Note 5: Calculator value for reference (I
Note 6: Requirements for a system inverter design, which is intended to have a better display
performance, a better power efficiency and a more reliable lamp, are following.
It shall help increase the lamp lifetime and reduce leakage current.
a. The asymmetry rate of the inverter waveform should be less than 10%.
b. The distortion rate of the waveform should be within √2 ±10%.
* Inverter output waveform had better be more similar to ideal sine wave.
www.jxlcd.com
www.jxlcd.com
Note 7: It is an edge-type BLU with single CCFL, the life-time define as the brightness decay to 50% of
original value and under normal operation.
CCFL×VCCFL=PCCFL
)
Document Version 0.4
16 of 34
Product Specification
2
6. Signal Characteristic
6.1 Pixel Format Image
Following figure shows the relationship of the input signals and LCD pixel format.
1
AU OPTRONICS CORPORATION B170PW06 V3
1439 1440
1st Line
900th Line
R GB R GB
B
R G
www.jxlcd.com
www.jxlcd.com
R GB
R GB R GB
R GB R GB
Document Version 0.4
17 of 34
Product Specification
6.2 The input data format
ODD pair( 1st pixel input)
CK
AU OPTRONICS CORPORATION B170PW06 V3
DIN1
DIN2
DIN3
G0R5R4R3R2 R1R0
B1B0G5G4G3 G2G1
DEVSHSB5B4 B3B2
Even pair(2nd pixel input)
CK
DIN1
DIN2
DIN3
Signal NameDescription
R5
R4
R3
R2
R1
R0
G5
G4
G3
G2
G1
G0
B5
B4
B3
B2
B1
B0
RxCLKIN
DE
VS
HS
G0R5R4R3R2 R1R0
B1B0G5G4G3 G2G1
DEVSHSB5B4 B3B2
Red Data 5 (MSB)
Red Data 4
Red Data 3
Red Data 2
www.jxlcd.com
www.jxlcd.com
Red Data 1
Red Data 0 (LSB)
Red-pixel Data
Green Data 5 (MSB)
Green Data 4
Green Data 3
Green Data 2
Green Data 1
Green Data 0 (LSB)
Green-pixel Data
Blue Data 5 (MSB)
Blue Data 4
Blue Data 3
Blue Data 2
Blue Data 1
Blue Data 0 (LSB)
Blue-pixel Data
Data Clock
Display Timing
Vertical Sync
Horizontal Sync
Red-pixel Data
Each red pixel's brightness data consists of these 6
bits pixel data.
Green-pixel Data
Each green pixel's brightness data consists of these 6
bits pixel data.
Blue-pixel Data
Each blue pixel's brightness data consists of these 6
bits pixel data.
The typical frequency is 78.5 MHz. The signal is used to
strobe the pixel data and DSPTMG signals. All pixel
data shall be valid at the falling edge when the
DSPTMG signal is high.
This signal is strobed at the falling edge of
-DTCLK. When the signal is high, the pixel data shall
be valid to be displayed.
The signal is synchronized to -DTCLK .
The signal is synchronized to -DTCLK .
Note: Output signals from any system shall be low or High-Z state when VDD is off.
Document Version 0.4
18 of 34
Product Specification
6.3 Signal Description/Pin Assignment
LVDS is a differential signal technology for LCD interface and high speed data transfer device.
Symbol Function
1 GND Ground
2 VDD Power supply ,3.3 V (typical)
3 VDD Power supply ,3.3 V (typical)
AU OPTRONICS CORPORATION B170PW06 V3
4 V
5 NC No Connection (Reserved for AUO) test
6 CLK
7 Data
8 Odd_RxIN0- -LVDS differential data input
9 Odd_RxIN0+ +LVDS differential data input
10 GND Ground
11 Odd_RxIN1- -LVDS differential data input
12 Odd_RxIN1+ +LVDS differential data input
13 GND Ground
14 Odd_RxIN2- -LVDS differential data input
15 Odd_RxIN2+ +LVDS differential data input
16 GND Ground
17 Odd_RxCLKIN-
18 Odd_RxCLKIN+
19 GND Ground
www.jxlcd.com
DDC 3.3V power
EDID
DDC Clock
EDID
DDC data
EDID
www.jxlcd.com
-LVDS differential clock input
+LVDS differential clock input
20 Even_RxIN0- -LVDS differential data input
21 Even_RxIN0+ +LVDS differential data input
22 GND Ground
23 Even_RxIN1- -LVDS differential data input
24 Even_RxIN1+ +LVDS differential data input
25 GND Ground
26 Even_RxIN2- -LVDS differential data input
27 Even_RxIN2+ +LVDS differential data input
28 GND Ground
29 Even_RxCLKIN-
30 Even_RxCLKIN+
Document Version 0.4
-LVDS differential clock input
+LVDS differential clock input
19 of 34
Product Specification
12
Connector
Note1: Start from right side
Note2: Input signals shall be low or High-impedance state when VDD is off.
internal circuit of LVDS inputs are as following.
The module uses a 100ohm resistor between positive and negative data lines of each receiver input
AU OPTRONICS CORPORATION B170PW06 V3
Signal Input
Pin No .
8
RxIN0-
www.jxlcd.com
www.jxlcd.com
9
RxIN0+
11
RxIN1-
RxIN1+
14
RxIN2-
15
RxIN2+
17
18
RxCLK IN-
RxCLKIN+
R
R
R
R
LVDS Receiver
Document Version 0.4
20 of 34
Product Specification
6.4 Interface Timing
6.4.1 Timing Characteristics
Basically, interface timings should match the 1440x900 /60Hz manufacturing guide line
timing.
Parameter Symbol Min. Typ. Max. Unit
Frame Rate - 50 60 - Hz
AU OPTRONICS CORPORATION B170PW06 V3
Clock frequency 1/ T
Vertical
Section
Horizontal
Section
Period TV 904 912 2048
Active TVD 900
Blanking TVB 4
Period TH 760 880 1024
Active THD 720
Blanking THB 40
Note : DE mode only
www.jxlcd.com
www.jxlcd.com
‘- 48.2 60.2 MHz
Clock
900
12
720
160
900
1148
720
‘-
T
T
Clock
Line
Document Version 0.4
21 of 34
6.4.2 Timing diagram
T
CLOCK
DOTCLK
Input
Data
DE
DE
www.jxlcd.com
www.jxlcd.com
Invaild
Data
T
Product Specification
AU OPTRONICS CORPORATION B170PW06 V3
Input Timing Definition ( DE Mode)
HB
Pixel
1
T
VB
Pixel
2
T
Pixel
3
T
HD
H
T
V
Pixel
N-1
T
VD
Pixel
N
Invaild
Data
Pixel
1
Document Version 0.4
22 of 34
Product Specification
T3 T2
T1
T7
6.5 Power ON/OFF Sequence
VDD power and lamp on/off sequence is as follows. Interface signals are also shown in
the chart. Signals from any system shall be Hi-Z state or low level when VDD is off.
Power Supply VDD
Timing
Backlight On
www.jxlcd.com
www.jxlcd.com
Parameter
AU OPTRONICS CORPORATION B170PW06 V3
T5
Value
VALID
DATA
90%
10%
Min.
T1
T2
T3
T4
T5
T6
T7
0.5
0
0
400
200
200
0
Typ.
-
-
-
-
-
-
-
Max.
10
50
50
-
-
-
10
90%
10%
T4
T6
Power Sequence
Units
(ms)
(ms)
(ms)
(ms)
(ms)
(ms)
(ms)
Document Version 0.4
23 of 34
Product Specification
1
Pink
Lamp High Voltage
White
Lamp Low Voltage
7. Connector Description
Physical interface is described as for the connector on module.
These connectors are capable of accommodating the following signals and will be
following components.
7.1 TFT LCD Module
Connector Name / Designation For Signal Connector
Manufacturer JAE or compatible
Type / Part Number FI-XB30SL-HF10 or compatible
Mating Housing/Part Number FI-X30H
AU OPTRONICS CORPORATION B170PW06 V3
7.2 Backlight Unit
Physical interface is described as for the connector on module.
These connectors are capable of accommodating the following signals and will be
following components.
Connector Name / Designation For Lamp Connector
Manufacturer JST
Type / Part Number BHSR-02VS-1
Mating Type / Part Number SM02B-BHSS-1-TB
www.jxlcd.com
www.jxlcd.com
7.3 Signal for Lamp connector
Pin # Cable color Signal Name
Document Version 0.4
2
24 of 34
Product Specification
8. Dynamic Test
8.1 Vibration Test
Test condition:
Acceleration: 1.5 G
Frequency: 10 - 500Hz Random
Sweep: 30 Minutes each Axis (X, Y, Z)
8.2 Shock Test Spec:
Test condition:
Acceleration: 220 G , Half sine wave
Active time: 2 ms
Pulse: +/-X,+/-Y,+/-Z , one time for each side
AU OPTRONICS CORPORATION B170PW06 V3
Remark:
1. Ambient condition is
2.
Non-packaged and Non-operation
www.jxlcd.com
www.jxlcd.com
25 + 5℃, Relative humidity : 40% ~ 70%
Document Version 0.4
25 of 34
9. Reliability
Items
Product Specification
AU OPTRONICS CORPORATION B170PW06 V3
Required Condition Note
Temperature
Humidity Bias
High Temperature
Operation
Low Temperature
Operation
High Temperature
Storage
Low Temperature
Storage
Thermal Shock
Test
ESD
www.jxlcd.com
www.jxlcd.com
Ta= 40℃℃℃℃, 90%RH, 300h
Ta= 50℃℃℃℃, Dry, 300h
Ta= 0℃℃℃℃, 300h
Ta= 60℃℃℃℃, 35%RH, 300h
Ta= -20℃℃℃℃, 50%RH, 300h
Ta=-20℃℃℃℃to 60℃℃℃℃, Duration at 30 min, 100 cycles
Contact : ±8 KV
Air : ±15 KV
Note 1
Note1: According to EN 61000-4-2 , ESD class B: Some performance degradation allowed. No data lost
. Self-recoverable. No hardware failures.
Remark: MTBF (Excluding the CCFL): 30,000 hours with a confidence level 90%
Document Version 0.4
26 of 34
Product Specification
10. Mechanical Characteristics
AU OPTRONICS CORPORATION B170PW06 V3
www.jxlcd.com
www.jxlcd.com
10.1 LCM Outline Dimension
Document Version 0.4
27 of 34
Product Specification
AU OPTRONICS CORPORATION B170PW06 V3
www.jxlcd.com
www.jxlcd.com
Document Version 0.4
28 of 34
Product Specification
10.2 Screw Hole Depth and Center Position
Screw hole minimum depth, from side surface =2.6 mm (See drawing)
Screw hole center location, from front surface = 3.75 ± 0.2mm (See drawing)
Screw maximum length = 2.3 mm (See drawing)