Product Specification
AU OPTRONICS CORPORATION
B154EW04 V7 (QD15TL04 Rev.03)
( ) Preliminary Specifications
(V ) Final Specifications
Module
Model Name
Customer Date
Checked &
Approved by
www.jxlcd.com
www.jxlcd.com
15.4” WXGA Color TFT-LCD
B154EW04 V7 (QD15TL04 REV.03)
Approved by Date
Beyond Yang
Prepared by
5/29/2007
Note: This Specification is subject to
change without notice.
Amy Tu 5/29/2007
MDBU Marketing Division /
AU Optronics corporation
QD15TL04 Page
These specification sheets are the proprietary product of AUO and include materials
protected under copyright of AUO. Do not reproduce or cause any third party to reproduce
them in any form or by any means, electronic or mechanical, for any purpose, in whole or in
part, without the express written permission of AUO.
The device listed in these technical literature sheets was designed and manufactured for use
in OA equipment.
In case of using the device for applications such as control and safety equipment for
transportation (aircraft, trains, automobiles, etc.), rescue and security equipment and various
safety related equipment which require higher reliability and safety, take into consideration
that appropriate measures such as fail-safe functions and redundant system design should
be taken.
Do not use the device for equipment that requires an extreme level of reliability, such as
aerospace applications, telecommunication equipment (trunk lines), nuclear power control
1
equipment and medical or other equipment for life support.
AUO assumes no responsibility for any damage resulting from the use of the device, which
does not comply with the instructions, and the precautions specified in these technical
literature sheets.
www.jxlcd.com
Contact and consult with a AUO sales representative for any questions about this device.
www.jxlcd.com
Revision History
REV. Date ECN NO. Change Content
0 5/23/2005 N/A Preliminary Specification Initiation
QD15TL04 Page
2
www.jxlcd.com
www.jxlcd.com
QD15TL04 Page
1. Application
This specification applies to a color TFT-LCD module, QD15TL04.
2. Overview
This module is a color active matrix LCD module incorporating amorphous silicon TFT
(Thin Film Transistor). It is composed of a color TFT-LCD panel; driver ICs, control circuit and
power supply circuit and a backlight unit. Graphics and texts can be displayed on a 1280×3
3
×
800 dots panel with 262,144 colors by using LVDS (L
interface and supplying +3.3V DC supply voltage for TFT-LCD panel driving and supply
voltage for backlight.
The TFT-LCD panel used for this module has very high aperture ratio. A low-reflection and
higher-color-saturation type color filter is also used for this panel. Therefore, high-brightness
and high-contrast image, which is suitable for the multimedia use, can be obtained by using
this module.
Optimum viewing direction is 6 o'clock.
[Features]
1) High aperture panel; high-brightness or low power consumption.
2) Brilliant and high contrast image.
3) Small footprint and thin shape.
4) Light weight.
5) Wide Screen 15.4” WXGA
www.jxlcd.com
3. General Specifications
www.jxlcd.com
ow Voltage Differential Signaling) to
Parameter Specifications Unit
Display size 390.1 (15.4”) Diagonal mm
Active area 331.2×207.0 mm
Pixel format 1280 (H)×800 (V) Pixel
(1 pixel = R+G+B dots)
Pixel pitch 0.2588(H) × 0.2588 (V) mm
Pixel configuration R, G, B vertical stripe
Display mode Normally white
Unit outline dimensions (typ.)*1 344.5(W)×222.5 (H)×6.35(T)max. mm
Mass 585 max. g
Surface treatment Haze 0; Hardness 3H; Low reflection
*1.Note: excluding backlight cables. Outline dimensions are shown in this specification.
QD15TL04 Page
4. Input Terminals
4-1. TFT-LCD panel driving
CN1 (1 channel, LVDS signals – NSC/Ti standard and +3.3V DC power supply)
Using connector: FI-XB30Sx-HFxx/FI-X30Sx-HFxx/equivalent (JAE)
Interface Cable Pin Assignments
PIN NO . SYMBOL FUNCTION
1 VSS Ground
2 VDD Power Supply, 3.3 V (typical)
3 VDD Power Supply, 3.3 V (typical)
4 V EEDID DDC 3.3V power
5 TEST EDID Enable
6 Clk EEDID DDC Clock
7 DATA EEDID DDC Data
8 Rin0- - LVDS differential data input (R0-R5, G0) (odd pixels)
9 Rin0+ + LVDS differential data input (R0-R5, G0) (odd pixels)
10 VSS Ground
4
11 Rin1- - LVDS differential data input (G1-G5, B0-B1) (odd pixels)
12 Rin1+ + LVDS differential data input (G1-G5, B0-B1) (odd pixels)
13 VSS Ground
14 Rin2- - LVDS differential data input (B2-B5, HS, VS, DE) (odd pixels)
15 Rin2+ + LVDS differential data input (B2-B5, HS, VS, DE) (odd pixels)
16 VSS Ground
www.jxlcd.com
17 ClkIN- - LVDS differential clock input (odd pixels)
18 ClkIN+ + LVDS differential clock input (odd pixels)
19 VSS Ground
20 NC No connect
21 NC No connect
22 NC No connect
23 NC No connect
24 NC No connect
25 NC No connect
26 NC No connect
www.jxlcd.com
27 NC No connect
28 NC No connect
29 NC No connect
30 NC No connect
[Note 1] Relation between LVDS signals and actual data shows below section (4-2).
[Note 2] The shielding case is connected with signal GND.
4-2 Interface block diagram
QD15TL04 Page
5
Using receiver：DS90CF364(National semiconductor) Corresponding Transmitter：DS90C363,DS90C383(National semiconductor
Controller
R0～R5
G0～G5
B0～B5
Hsync
Vsync
ENAB
（Computer side）
TxIN 0～ 5
6
6
TxIN 6～11
6
TxIN12～17
CLK
DS90C*363
RXIN0+(6)
RXIN0-(5)
RXIN1+(9)
RXIN1-(8)
TxIN18
TxIN19
TxIN20
www.jxlcd.com
www.jxlcd.com
TxCLK IN
TTL PARALLEL-TO-LVDS
PLL
RXIN2+(12)
RXIN2-(11)
RXCLKIN+(1)
RXCLKIN-((14)(14)
DS90CF364
PLL
(TFT-LCD side)
RxOUT0～5
RxOUT6～11
RxOUT12～17
RxOUT18
RxOUT19
RxOUT20
LVDS-TO-PARALLEL TTL
RxCLK OUT
6
R0～R5
6
G0～G5
6
B0～B5
Hsync
Vsync
ENAB
CK
）
Internal circuits
www.jxlcd.com
www.jxlcd.com
4-3. Inverter connector pin assign
CN3:(Inverter signals and Inverter Power Supply)
Using connector: LVC-D20SYFG (HONDA)
Corresponding connector: LVC-D20LVM-SG (HONDA)
Pin no. Symbol Function
1,2,3 INV SRC Input voltage
4 N.C No connect
5,8,11,13 GND Ground
6 5VSUS System +5V voltage (Inverter no use)
7 5VALW Dallas IC VCC Voltage
9 SDA Brightness control data signal (SMBUS DATA)
10 SCL Brightness control clock signal (SMBUS CLOCK)
12 FPBACK Control signal input into the inverter turning BLU
14 LAMP_STAT Lamp Status
15 N.C. No connect
QD15TL04 Page
7
16 N.C. No connect
17 N.C. No connect
18 N.C. No connect
19 N.C. No connect
20 N.C. No connect
5. Absolute Maximum Ratings
5-1 LCD module
[Note1] LVDS signals
[Note2] Humidity：95%RH Max. at Ta≦40℃.
Maximum wet-bulb temperature at 39℃ or less at Ta>40℃.
www.jxlcd.com
www.jxlcd.com
Parameter Symbol Condition Ratings Unit Remark
Input voltage
+3.3V supply voltage VDD Ta=25℃ 0 ～ ＋ 4
Storage temperature Tstg
Operating temperature (Ambient) Topa
VI
Ta=25
－
－
0.3 ～ VDD+0.3
℃ －
－25 ～ ＋60
0 ～ ＋50
Ｖ
Ｖ
℃
℃
[Note1]
[Note2]
No condensation.
QD15TL04 Page
5-2 Inverter driving
5-2.1 Backlight lifetime
The backlight system is an edge-lighting type with single CCFT (Cold Cathode
Fluorescent Tube).
The lifetime of the lamp are shown in the following table.
Parameter Symbol Min. Typ. Max. Unit Remark
Lamp life time LL 20000 - - Hour [Note]
[Note] Lamp life time is defined as the time when X occurs in the continuous
operation under the condition of Ta = 25℃ and SDA data=00HEX
X Brightness becomes 50% of the original value under standard condition.
5-2.2 Recommended Operation Condition
Parameter Symbol Min. Typ Max Unit
8
Inverter power supply
voltage
Base of Brightness
control voltage
Brightness control IC
supply voltage
Logic signals SDA, SCL
5-2.3 DC Electrical Conditions Ta=25℃
www.jxlcd.com
www.jxlcd.com
Parameter Symbol Condition Min. Typ Max Unit Remark
Brightness control IC
Vin 7.5 - 21 V
VBB 4.85 5.0 5.2 V
VBC 4.5 5.0 5.5 V
0 5 V
FPVEE
IVin VIN=7.5V,VBB=5V - 450 585 VIN supply current
VIN=21V,VBB=5V
200 -
IVbc VBC=4.5~5.5V - - 200 uA
300
mA Note
supply current
Input voltage
SDA
SCL
FPVEE
Note: Brightness control from minmum to maximum
low
Input voltage
high
Input voltage
low
Input voltage
high
Vil VBC=4.5~5.5V - -
Vih VBC=4.5~5.5V
Vil VIN=7.5~21V 0 - 0.6
Vih VIN=7.5~21V 3.0 - 5.0 V
0.7×
VBC
0.3×
VBC
- - V
V
V
Loading...