1) Since front polarizer is easily damaged, pay attention not to scratch it.
2) Be sure to turn off power supply when inserting or disconnecting from input connector.
3) Wipe off water drop immediately. Long contact with water may cause discoloration or
spots.
4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard
surface.
6) Since CMOS LSI is used in this module, take care of static electricit y and insure human
earth when handling.
7) Do not open nor modify the Module Assembly.
8) Do not press the reflector sheet at the back of the module to any directions.
9) In case if a Module has to be put back into the packing container slot after once it was
taken out from the container, do not press the center of the CCFL Reflector edge.
Instead, press at the far ends of the CFL Reflector edge softly. Otherwise the TFT
Module may be damaged.
10) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor
tilt the Interface Connector of the TFT Module.
11) After installation of the TFT Module into an enclosure (Notebook PC Bezel, for
www.jxlcd.com
example), do not twist nor bend the TFT Module even momentary. At designing the
enclosure, it should be taken into consideration that no bending/twisting forces are
applied to the TFT Module from outside. Otherwise the TFT Module may be
damaged.
12) Cold cathode fluorescent lamp in LCD contains a small amount of mercury. Please follow local ordinances or
regulations for disposal.
13) Small amount of materials having no flammability grade is used in the LCD module. The LCD
module should be supplied by power complied with requirements of Limited Power Source(,
IEC60950 or UL1950), or be applied exemption.
14) The LCD module is designed s o that the CCFL in it is supplied b y L i mited C ur rent Circuit(IEC60950 or UL 19 50 ).
Do not connect the CCFL in Hazardous Voltage Circuit.
www.jxlcd.com
Document version 0.4 4/37
Product Specification
(
)
2. General Description
B154EW01 V4 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a
driver circuit, and backlight system. The screen format is intended to support the WXGA
(1280(H) x 800(V)) screen and 262k colors (RGB 6-bits data driver). All input s ignals are LVDS
interface compatible.Inverter of backlight is not included.
B154EW01 V4 is designed for a display unit of notebook style personal computer and industrial
machine.
2.1 General Specification
The following items are characteristics su mmary on the table at 25 ℃ condition:
Items Unit Specifications
Screen Diagonal [mm] 391 (15.4W”)
Active Area [mm] 331.2 X 207.0
Pixels H x V 1280x3(RGB) x 800
Pixel Pitch [mm] 0.2588X0.2588
Pixel Arrangement R.G.B. Vertical Stripe
Display Mode Normally White
www.jxlcd.com
White Luminance (ICCFL=6.0mA)
www.jxlcd.com
Note: I
Luminance Uniformity 1.25 max. (5 points)
Contrast Ratio 400 typ
Optical Rise Time/Fall Time [msec] 4/12 typ.
Nominal Input Voltage VDD [Volt] +3.3 typ.
Power Consumption [Watt] 6.5 max.(without inverter)
Weight(w/o Inverter) [Grams]585 max.
Physical Size[mm] 344.0 typ. x 222.0 typ. x 6.5 max.
Red x
Red y
Green x
Green y
Blue x
Blue y
White x
White y
1.25 1
1.50 2
-
- 12 17
16 25
0.570 0.600 0.630
0.300 0.340 0.370
0.280 0.310 0.340
0.530 0.560 0.590
0.120 0.150 0.180
0.085 0.115 0.145
0.290 0.313 0.343
0.299 0.329 0.359
30
4
8
-
8
2,8
Document version 0.4 6/37
Product Specification
Note 1: 5 points position (Display area : 331.2mm x 207.0mm)
W
W/4W/4W/4W/4
H/4
H
Note 2: 13 points position
www.jxlcd.com
www.jxlcd.com
H/4
H/4
H
H/4
H/4
H/4
10
10
W/4
1
6
W/4
2
5
W/4
10
3
5
8
1
3
4
W
W/4
2
4
7
H/4
9
H/4
10
11
12
Note 3: The luminance uniformity of 5 and 13 points is defin ed by dividing the maximum luminance values by the
minimum test point luminance
δ
W5
Maximum Brightness of fivepoints
=
Minimum Brightness of five points
10
13
Maximum Brightness of thirteen points
W13
=
Minimum Brightness of thirteen points
Note 4: Measurement method
Document version 0.4 7/37
δ
Product Specification
g
The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change
during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight
for 30 minutes in a stable, windless and dark room.
Photo detector
Field=2°
-
Note 5: Definition of Average Luminance of White (Y
Measure the luminance of gray level 63 at 5 points,Y
L (x) is corresponding to the luminance of the point X at Figure in Note (1).
Note 6: Definition of contrast ratio:
Note 7: Definition of Cross Talk (CT)
www.jxlcd.com
www.jxlcd.com
):
L
= [L (1)+ L (2)+ L (3)+ L (4)+ L (5)] / 5
L
Contrast ratio is calculated with the following formula.
Contrast ratio (CR)=
Brightness on the “White” state
htness on the “Black” state
Bri
CT = | Y
Where
B – YA | / YA × 100 (%)
Document version 0.4 8/37
Product Specification
YA = Luminance of measured location without gray level 0 pattern (cd/m2)
B = Luminance of measured location with gray level 0 pattern (cd/m2)
Y
Note 8: Definition of response time:
The output signals of BM-7 or equivalent are measured when the input signals are changed from “Black” to
“White” (falling time) and from “White” to “Black” (rising time), respectively. The response time interval between the
10% and 90% of amplitudes. Refer to figure as below.
www.jxlcd.com
www.jxlcd.com
100%
S
i
90%
g
n
a
l
(
R
e
l
a
t
i
v
e
v
a
l
u
10%
e
)
0%
Tr
"Black"
"White""White"
Tf
Document version 0.4 9/37
Product Specification
Note 9. Definition of viewing angle
Viewing angle is the measurement of contrast ratio ≧10, at the screen center, over a 18 0° horiz ontal and
180° vertical range (off-normal viewing angles). The 180 ° viewing ang le range is bro ken down as follows; 90 ° ( θ)
horizontal left and right and 90° (Φ) vertical, high (up) and low (down). The measur ement dire ction is typic ally
perpendicular to the display surface with the sc reen r otated abou t its center to develop the des ired measure men t
viewing angle.
www.jxlcd.com
www.jxlcd.com
Document version 0.4 10/37
Product Specification
(
)
)
3. Functional Block Diagram
The following diagram shows the functional block of the 15.4 inches wide Co lor TFT/LCD Module :
X-Driver
(4 pairs LVDS )
RxIN0
RxIN1
RxIN2
RxCLKIN
VDD
GND
Mating Housing JAE FI-X30H
LCD Connector(30pin
www.jxlcd.com
JAE FI-XB30SL-HF10
www.jxlcd.com
LCD DRIVE
BOARD
LCD
Controller
DC-DC
Converter
Ref circuit
TFT ARRAY/CELL
1280(R/G/B) x 3 x 800
Y-Driver
Bac k light U n it
Lamp Connector
JST BHSR-02VS-1
Mating Type SM02B-BHSS-1-TB
2pin
Document version 0.4 11/37
Product Specification
4. Absolute Maximum Ratings
Absolute maximum ratings of the module is as following:
4.1 Absolute Ratings of TFT LCD Module
Item Symbol Min Max Unit Conditions
Logic/LCD Drive Voltage Vin -0.3 +4.0 [Volt] Note 1,2
4.2 Absolute Ratings of Backlight Unit
Item Symbol Min Max Unit Conditions
CCFL Current ICCFL - 6.5 [mA] rms Note 1,2
4.3 Absolute Ratings of Environment
Item Symbol Min Max Unit Conditions
Operating Temperature TOP 0 +50 [oC] Note 3
Operation Humidity HOP 5 95 [%RH] Note 3
Storage Temperature TST -20 +60 [oC] Note 3
Storage Humidity HST
Note 1: At Ta (25℃ )
5 95
[%RH]
Note 3
Note 2: Permanent damage to the device may occur if exceed maximum values
Note 3: For quality performance, please refer to AUO IIS(Incoming Inspection Standard).
Input signals shall be low or High-impedance state when VDD is off.
It is recommended to refer the specifications of THC63LVDF84A(Thine Electronics Inc.) in
detail.
Signal electrical characteristics are as follows;
Parameter Condition Min Max Unit
Vth
Vtl
Vcm
Note: LVDS Signal Waveform
Vth
Vtl
Differential Input High
Threshold (Vcm=+1.2V)
Differential Input Low
Threshold (Vcm=+1.2V)
Differential Input
Common Mode Voltage
www.jxlcd.com
www.jxlcd.com
SS
Vcm
-100
1.125
100
1.375
[mV]
[mV]
[V]
Document version 0.4 14/37
(
℃
)
5.2 Backlight Unit
Parameter guideline for CCFL Inverter
Parameter Min Typ Max Units Condition
Product Specification
White Luminance
5 points average
CCFL current(ICCFL) 3.0 6.0 6.5 [mA] rms
CCFL Frequency(FCCFL) 50 62 70 [KHz]
CCFL Ignition Voltage(Vs)
CCFL Ignition Voltage(Vs)
CCFL Voltage (Reference)
CCFL)
(V
CCFL Power consumption
CCFL)
(P
-
1430
1190
648 720 792
- 4.30 4.50
160
-
[Volt] rms
[Volt] rms
[Volt] rms
[cd/m
[Watt]
]
Ta=25
(Ta=25℃)
Note 2
(Ta=25℃)
Note 3,4
(Ta= 0℃)
Note 5
(Ta= 25℃)
Note 5
(Ta=25℃)
Note 6
(Ta=25℃)
Note 6
2
Note 1: Typ are AUO recommended Design Points.
*1 All of characteristics listed are measured under the condition using the AUO Test inverter.
*2 In case of using an inverter other than listed, it is recommended to check the inverter carefully. Sometimes,
interfering noise stripes appear on the screen, and substandard luminance or flicker at low power may
happen.
*3 In designing an inverter, it is suggested to check safety circuit very carefully. Impedance of CCFL, for
instance, becomes more than 1 [M ohm] when CFL is damaged.
*4 Generally, CCFL has some amount of delay time after applying kick-off voltage. It is recommended to keep
on applying kick-off voltage for 1 [Sec] until discharge.
*5 CCFL discharge frequency must be carefully chosen so as not to produce interfering noise stripes on the
screen.
*6 Reducing CCFL current increases CCFL discharge voltage and generally increases CCFL discharge
frequency. So all the parameters of an inverter should be carefully designed so as not to produce too much
leakage current from high-voltage output of the inverter.
Note 2: It should be employed the inverter which has “Duty Dimming”, if ICCFL is less than 4mA.
Note 3: CCFL discharge frequency should be carefully determined to avoid interference between inverter and TFT
LCD.
Note 4: The frequency range will not affect to lamp life and reliability characteristics.
www.jxlcd.com
www.jxlcd.com
Document version 0.4 15/37
Product Specification
Note 5: CCFL inverter should be able to give out a power that has a generating capacity of over 1,430 voltage.
Lamp units need 1,400 voltage minimum for ignition.
Note 6: Calculator value for reference (I
Note 7: Requirements for a system inverter design, which is intended to have a better display performance, a
better power efficiency and a more reliable lamp, are following.
It shall help increase the lamp lifetime and reduce leakage current.
a. The asymmetry rate of the inverter waveform should be less than 10%.
b. The distortion rate of the waveform should bewithin √2 ±10%.
* Inverter output waveform had better be more similar to ideal sine wave.
CCFL×VCCFL=PCCFL)
www.jxlcd.com
www.jxlcd.com
Document version 0.4 16/37
Product Specification
5.3 Inverter Characteristic
Electrical Characteristics: Vin= 7.5V~21V, Ta=25℃
Condition
No. Item Symbol
1 Input Voltage INV_SRC - 7.5 14.0 21.0V
2 Input Voltage 5VALW - 4.85 - 5.20V
3 Input Current Iin Vin=14.0V, max. output - 0.420 - A
4 Input Power Pin Vin=14.0V, Iout=6.5mA - - 6.20W
ON Enable the inverter 2.0 - 5.25V 5 Backlight
Min. Typ. Max. Unit
ON/OFF Control
6
SMBus Mode Brightness
Adjust
DPST mode
7
8 Output Voltage Vout Max. output - 700 - Vrms
9 Output Current
10 Frequency Freq Max. output 45 55 65 KHz
11 Output Power Pout Vin=14.0V, Iout(Max) - 4.96 - W
(System side PWM
input)
www.jxlcd.com
www.jxlcd.com
(1)
OFF Disable the inverter -0.3 - 0.8 V
SMB_DAT
PWM(Hz) - - 10 - KHz
PWM Voltage- 3.135 3.30 3.465V
Signal
intensity
Iout (Min) 1.2 1.5 1.8 mArms
Iout (Max)
Min. output: 00H
Max. output: FFH
- 00 - FF Hex
Ta=25℃, after running 30
min.
00 - FF Hex.
6.3 6.5 6.8 mArms
12 Burst Mode Frequency fB - 200 - Hz
13 Ambient Light input
signal
14 Open Lamp Voltage
15 Striking Time Ts No Load 0.6 1.0 1.4 Sec
16 Efficiency ηVin=7.5V, Max. output,
17 Start –up time - - 0.1 Sec
Document version 0.4 17/37
(2)
5 - 1000Lux
Vopen No Load 1400 - - Vrms
- 80 - %
Load=100K
6. Signal Characteristic
6.1 Pixel Format Image
Following figure shows the relationship of the input signals and LCD pixel format.
0
1
Product Specification
1278 1279
1st Line
800th Line
R GB R GB
R GB R GB
www.jxlcd.com
www.jxlcd.com
R G B R GB
R G B R GB
Document version 0.4 18/37
Product Specification
6.2 The input data format
Signal Name Description
R5
R4
R3
R2
R1
R0
Red Data 5 (MSB)
Red Data 4
Red Data 3
Red Data 2
Red Data 1
Red Data 0 (LSB)
Red-pixel Data
Red-pixel Data
Each red pixel's brightness data consists of
these 6 bits pixel data.
G5
G4
G3
G2
G1
G0
B5
B4
B3
B2
B1
B0
RxCLKIN Data Clock The typical frequency is 68.9 MHZ.. The signal
DE Display Timing This signal is strobed at the falling edge of
VS Vertical Sync The signal is synchronized to RxCLKIN .
HS Horizontal Sync The signal is synchronized to RxCLKIN .
Note: Output signals from any system shall be low or High-impedance state when VDD is off.
Green Data 5 (MSB)
Green Data 4
Green Data 3
Green Data 2
www.jxlcd.com
www.jxlcd.com
Green Data 1
Green Data 0 (LSB)
Green-pixel Data
Blue Data 5 (MSB)
Blue Data 4
Blue Data 3
Blue Data 2
Blue Data 1
Blue Data 0 (LSB)
Blue-pixel Data
Green-pixel Data
Each green pixel's brightness data consists of
these 6 bits pixel data.
Blue-pixel Data
Each blue pixel's brightness data consists of
these 6 bits pixel data.
is used to strobe the pixel data and DE signals.
All pixel data shall be valid at the falling edge
when the DE signal is high.
RxCLKIN. When the signal is high, the pixel data
shall be valid to be displayed.
Document version 0.4 19/37
Product Specification
6.3 Signal Description/Pin Assignment
LVDS is a differential signal technology for LCD interface and high speed data transfer device.
PIN# Signal Name Description
1 GNDGround
2 VDD +3.3V Power Supply
3 VDD +3.3V Power Supply
4 V
5 NC No Connection (Reserve for AUO test)
6 CLK
7 DATA
8 RxIN0- LVDS differential data input(R0-R5, G0)
20 GND Ground
21 NC No Connection (Reserve for AUO test)
22 NC No Connection (Reserve for AUO test)
23 NC No Connection (Reserve for AUO test)
24 NC No Connection (Reserve for AUO test)
25 NC No Connection (Reserve for AUO test)
26 NC No Connection (Reserve for AUO test)
27 NC No Connection (Reserve for AUO test)
28 NC No Connection (Reserve for AUO test)
29 NC No Connection (Reserve for AUO test)
30 NC No Connection (Reserve for AUO test)
Document version 0.4 20/37
NC
Note1: Start from right side
30
Connector
1
GND
Product Specification
www.jxlcd.com
www.jxlcd.com
Note2: Input signals shall be low or High-impedance state when VDD is off.
internal circuit of LVDS inputs are as following.
The module uses a 100ohm resistor between positive and negative data lines of each receiver input
Signal Input
Pin No.
8
9
11
12
RxIN0-
RxIN0+
RxIN1-
RxIN1+
R
R
LVDS Receiver
RxIN2-
14
R
15
RxIN2+
17
RxCLKIN-
R
18
RxCLKIN+
Document version 0.4 21/37
Product Specification
6.4 Interface Timing
6.4.1 Timing Characteristics
Basically, interface timings should match the 1280x800 /60Hz manufacturing guide line timing.
Parameter Symbol Min. Typ. Max. Unit
Frame Rate - 50 60 - Hz
Clock frequency 1/ T
Period T
Vertical
Section
Horizontal
Section
Active T
Blanking T
Period T
Active T
Blanking T
Note : DE mode only
www.jxlcd.com
www.jxlcd.com
50 68.9 80 MHz
Clock
V
VD
VB
H
HD
HB
803 816 832
800 800 800
3 16 32
1302 1408 1700
- 1280 -
22 128 420
T
T
Clock
Line
Document version 0.4 22/37
6.4.2 Timing diagram
T
CLOCK
DOTCLK
Input
Data
DE
DE
www.jxlcd.com
www.jxlcd.com
Invaild
Data
T
HB
Product Specification
Input Timing Definition ( DE Mode)
Pixel
1
T
VB
Pixel
2
T
Pixel
3
T
HD
H
T
V
Pixel
N-1
T
VD
Pixel
N
Invaild
Data
Pixel
1
Document version 0.4 23/37
Product Specification
6.5 Power ON/OFF Sequence
VDD power and lamp on/off sequence is as follows. Interface signals are also shown in the chart.
Signals from any system shall be Hi-Z state or low level when VDD is off.
Physical interface is described as for the connector on module.
These connectors are capable of accommodating the following signals and will be following
components.
7.1 TFT LCD Module
Connector Name / Designation For Signal Connector
Manufacturer JAE or compatible
Type / Part Number FI-XB30SL-HF10 or compatible
Mating Housing/Part Number FI-X30H or compatible
7.2 Backlight Unit
Physical interface is described as for the connector on module.
These connectors are capable of accommodating the following signals and will be following
components.
Connector Name / Designation For Lamp Connector
Manufacturer JST
Type / Part Number BHSR-02VS-1
Mating Type / Part Number SM02B-BHSS-1-TB
www.jxlcd.com
www.jxlcd.com
7.3 Signal for Lamp connector
Pin # Cable color Signal Name
1
2
Red
White
Lamp High Voltage
Lamp Low Voltage
Document version 0.4 25/37
Product Specification
8. Vibration and Shock Test (Stand alone)
8.1 Vibration Test
Test Spec:
Test method: Non-Operation
z
Acceleration: 1.3G
z
Frequency: 10 - 500Hz Random
z
Sweep: 30 Minutes each Axis (X, Y, Z)
z
8.2 Shock Test Spec:
Test Spec:
Test method: Non-Operation
z
Acceleration: 220 G , Half sine wave
z
Active time: 2 ms
z
Pulse: X,Y,Z .one time for each side
z
www.jxlcd.com
www.jxlcd.com
Document version 0.4 26/37
9. Reliability
Items
Temperature Humidity
Bias
High Temperature
Operation
Low Temperature
Operation
On/Off Test
Hot Storage
Cold Storage
Thermal Shock Test
Hot Start Test
Cold Start Test
Shock Test
(Non-Operating)
Product Specification
Required Condition Note
40
℃/95%,250Hr
65
℃/Dry,250Hr
0
℃,300Hr
25
℃,150hrs(ON/10 sec. OFF/10sec., 10,000 cycles)
65
℃/20% RH ,250 hours
-40
℃/50% RH ,250 hours
-40
℃/30 min ,65℃/30 min 100cycles
50
℃/1 Hr min. power on/off per 5 minutes, 5 times
0
℃/1 Hr min. power on/off per 5 minutes, 5 times
220G, 2ms, Half-sine wave
Vibration Test
(Non-Operating)
ESD
www.jxlcd.com
www.jxlcd.com
Room temperature Test
Note1: According to EN61000-4-2 , ESD class B: Some performance degradation allowed. No data lost
. Self-recoverable. No hardware failures.
Note2: CCFL Life time: 10,000 hours minimum under normal module usage.
Note3: MTBF (Excluding the CCFL): 30,000 hours with a confidence level 90%
Random vibration, 1.3 G zero-to-peak, 10 to 500 Hz, 30 mins in
each of three mutually perpendicular axes.
Contact :
Air :
25
℃, 2000hours, Operating with loop pattern
±
8KV/ operation
±15KV / operation
Note 1
Document version 0.4 27/37
10. Mechanical Characteristics
10.1 LCM Outline Dimension
www.jxlcd.com
www.jxlcd.com
Document version 0.1 28/37
10.2 Screw Hole Depth and Center Position
Screw hole minimum depth, from side surface =2.5 mm (See drawing)
Screw hole center location, from front surface = 3.7 ± 0.2mm (See drawing)
Screw Torque: Maximum 2.5 kgf-cm
www.jxlcd.com
www.jxlcd.com
Document version 0.1 29/37
11. Shipping and Package
11.1 Shipping Label Format
Note 1:
Dell P/N: CD514
Model name
Week code
Note 1
Rev X 00 = TS/WS level panels
Rev X 1x = ES level panels with x = 0,1, 2, 3 depending on ES steps
Rev X 2x = CS level panels with x = 0,1, 2, 3 depending on CS steps
Rev A 00 = RTS level panels
IC Combination Control CodeH/W
Source TSBT6L92A
Gate IC: NECupd160703
www.jxlcd.com
www.jxlcd.com
5AXXG 5A
Document version 0.1 30/37
11.2. Carton package
The outside dimension of carton is 455 (L)mm x 380 (W)mm x 355 (H)mm
www.jxlcd.com
www.jxlcd.com
11.3 Shipping package of palletizing sequence
Top cardboard
Documentversion0.1 31/37
Bottom cardboard
Wooden pallet
Note : Limit of box palletizing = Max 3 layers(ship and stock conditions)
18
19 Red/Green Low bit (RxRy/GxGy) A7 10100111 167
1A Blue/White Low bit (BxBy/WxWy) E5 11100101 229
1B Red X 99 10011001 153
1C Red Y 59 01011001 89
Coordinates
1D Green X 4F 01001111 79
timing BLK 1) 0A 00001010 10
Document version 0.1 32/37
Established
1E Green Y 8C 10001100 140
1F Blue X 27 00100111 39
20 Blue Y 1D 00011101 29
21 White X 50 01010000 80
22 White Y 54 01010100 84
23 Established timings 1 (00h if not used) 00 00000000 0
24 Established timings 2 (00h if not used) 00 00000000 0
Timings
25 Manufacturer’s timings (00h if not used) 00 00000000 0
26 Standard timing ID1 (01h if not used) 01 00000001 1
27 Standard timing ID1 (01h if not used) 01 00000001 1
28 Standard timing ID2 (01h if not used) 01 00000001 1
29 Standard timing ID2 (01h if not used) 01 00000001 1
2A Standard timing ID3 (01h if not used) 01 00000001 1
2B Standard timing ID3 (01h if not used) 01 00000001 1
2C Standard timing ID4 (01h if not used) 01 00000001 1
2D Standard timing ID4 (01h if not used) 01 00000001 1
2E Standard timing ID5 (01h if not used) 01 00000001 1
Standard Timing ID
2F Standard timing ID5 (01h if not used) 01 00000001 1
30 Standard timing ID6 (01h if not used) 01 00000001 1
31 Standard timing ID6 (01h if not used) 01 00000001 1
32 Standard timing ID7 (01h if not used) 01 00000001 1
www.jxlcd.com
33 Standard timing ID7 (01h if not used) 01 00000001 1
www.jxlcd.com
34 Standard timing ID8 (01h if not used) 01 00000001 1
35 Standard timing ID8 (01h if not used) 01 00000001 1
5A Flag 00 00000000 0
5B Flag 00 00000000 0
5C Flag 00 00000000 0
5D Dummy Descriptor FE 11111110 254
5E Flag 00 00000000 0
5F Dell P/N 1st Character 43 01000011 67
6B
6C Flag 00 00000000 0
6D Flag 00 00000000 0
6E Flag 00 00000000 0
6F Data Type Tag: FE 11111110 254
70 Flag 00 00000000 0
71 SMBUS Value 30 00110000 48
72 SMBUS Value 41 01000001 65
73 SMBUS Value 4D 01001101 77
74 SMBUS Value 57 01010111 87
75 SMBUS Value 78 01111000 120
with ASCII code 0Ah, set remaining char = 20h)31 00110001 49
Timing Descripter #4
76 SMBUS Value A4 10100100 164
77 SMBUS Value CC 11001100 204
78 SMBUS Value = max nits (Typically = 00h) F8 11111000 248
79 Number of LVDS receiver chips = ‘01’ or ‘02’ 01 00000001 1