AU Optronics B121EW03-V1 Product Specification

B121EW03 V1
Product Specification
AU OPTRONICS CORPORATION
Product Specification
12.1 WXGA Color TFT-LCD Module
Model Name: B121EW03 V1
Approved by Prepared by
www.jxlcd.com
www.jxlcd.com
Joselyn Liu Jeffrey SY Hsiao
NBBU Marketing Division / AU Optronics corporation
Customer Checked & Approved by
Document version 0.4 1/35
B121EW03 V1
Product Specification
Product Specification
12.1 WXGA Color TFT-LCD Module
Model Name: B121EW03
www.jxlcd.com
www.jxlcd.com
( ) Preliminary Specifications
(V) Final Specifications
Note: This Specification is subject to change without notice.
V.1
Document version 0.4 2/35
B121EW03 V1
Product Specification
Contents
1. Handling Precautions..........................................................................................5
2. General Description.............................................................................................6
2.1 Display Characteristics......................................................................................................6
2.2 Optical Characteristics.......................................................................................................7
3. Functional Block Diagram.................................................................................12
4. Absolute Maximum Ratings..............................................................................13
4.1 Absolute Ratings of TFT LCD Module..............................................................................13
4.2 Absolute Ratings ofBacklight Unit....................................................................................13
4.3 Absolute Ratings of Environment.....................................................................................13
5. Electrical characteristics...................................................................................14
5.1 TFT LCD Module..............................................................................................................14
5.2 Backlight Unit...................................................................................................................16
6. Signal Characteristic..........................................................................................18
6.1 Pixel Format Image..........................................................................................................18
6.2 The input data format.......................................................................................................19
6.3 Signal Description............................................................................................................20
6.4 Interface Timing................................................................................................................22
7. Connector & Pin Assignment............................................................................24
7.1 TFT LCD Module..............................................................................................................24
(B) Signal Pin.........................................................................................................................24
7.2 Backlight Unit...................................................................................................................25
7.3 Signal for Lamp connector...............................................................................................25
8. Vibration and Shock Test..................................................................................26
8.1 Vibration Test...................................................................................................................26
8.2 Shock Test Spec:..............................................................................................................26
9. Reliability.............................................................................................................27
10. Mechanical Characteristics.............................................................................28
10.1 LCM Outline Dimension.................................................................................................28
10.2 Screw Hole Depth and Center Position..........................................................................30
11. Shipping and Package.....................................................................................31
www.jxlcd.com
www.jxlcd.com
11.1 Shipping Label Format...................................................................................................31
11.2. Carton package.............................................................................................................32
11.3 Shipping package of palletizing sequence.....................................................................32
12. Appendix: EDID description............................................................................33
Document version 0.4 3/35
B121EW03 V1
Product Specification
Record of Revision
Version and Date Page Old description New Description Remark
0.1 2005/12/12 All First Edition for Customer
0.2 2005/12/15 6 Anti-Glare, Hardness 2H, Haze 25%, Reflectance 4.3%
0.2 2005/12/15 14 VDD power Max 1.6 watt
0.3 2006/3/13 6 180 typ. (5 points average) 160 min. (5 points average)
0.3 2006/3/13 7 White Luminance CCFL 6.0mA (5 points average) 180 typ. / 160 min.
0.3 2006/3/13 7 Viewing angle Vertical CR = 10 (Upper) 10 (Lower) 30
0.4 2006/4/12 6 Contrast ratio 400 typ 500 typ.
0.4 2006/4/12 7
0.4 2006/4/12 7 CR: Contrast Ratio typ 400 CR: Contrast Ratio typ 500
0.4 2006/4/12
0.4 2006/4/12 33
31 Update Shipping Label Format
www.jxlcd.com
www.jxlcd.com
Anti-Glare, Hardness 3H, Haze 25%
200 typ. (5 points average) 170 min. (5 points average) White Luminance CCFL 6.0mA ((5 points average) 200 typ. / 170 min. Viewing angle Vertical CR = 10
(Upper) 20 (Lower) 40
Update Color / Chromaticity Coordinates (CIE 1931)
Update 12. Appendix: EDID description
Document version 0.4 4/35
B121EW03 V1
Product Specification
1. Handling Precautions
1) Since front polarizer is easily damaged, pay attention not to scratch it.
2) Be sure to turn off power supply when inserting or disconnecting from input connector.
3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
7) Do not open nor modify the Module Assembly.
8) Do not press the reflector sheet at the back of the module to any directions.
9) In case if a Module has to be put back into the packing container slot after once it was taken out from the container, do not press the center of the CCFL Reflector edge. Instead, press at the far ends of the CFL Reflector edge softly. Otherwise the TFT Module may be damaged.
10) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
11) After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
12) Cold cathode fluorescent lamp in LCD contains a small amount of mercury. Please follow local ordinances or regulations for disposal.
13) Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source(, IEC60950 or UL1950), or be applied exemption.
14) The LCD module is designed so that the CFL in it is supplied by Limited Current Circuit(IEC60950 or UL1950). Do not connect the CFL in Hazardous Voltage Circuit.
www.jxlcd.com
www.jxlcd.com
Document version 0.4 5/35
B121EW03 V1
Product Specification
2. General Description
B121EW03 V1 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and backlight system. The screen format is intended to support the WXGA (1280(H) x 800(V)) screen and 262k colors (RGB 6-bits data driver). All input signals are LVDS interface compatible. Inverter card of backlight is not included.
B121EW03 V1 is designed for a display unit of notebook style personal computer and industrial machine.
2.1 Display Characteristics
The following items are characteristics summary on the table under 25 condition:
Items Unit Specifications
Screen Diagonal [mm] 307.9 (12.1W) Active Area [mm] 261.12(H) X 163.2(V)
Pixels H x V 1280x3(RGB) x 800
Pixel Pitch [mm] 0.204X0.204
Pixel Arrangement R.G.B. Vertical Stripe
Display Mode Normally White
www.jxlcd.com
Typical White Luminance (ICFL=6.0mA)
Luminance Uniformity 1.25 max. (5 points) Contrast Ratio 500 typ.
Optical Rise Time/Fall Time [msec] 10/15 typ. Nominal Input Voltage VDD [Volt] +3.3 typ.
Typical Power Consumption [Watt] 4.5W max. Weight (without inverter) [Grams] 250g typ. 265g max Physical Size [mm] 275.82x 178 x 5.2 max.
Electrical Interface 1 channel LVDS
www.jxlcd.com
[cd/m2] 200 typ. (5 points average)
170 min. (5 points average)
(Note1)
Surface Treatment Anti-Glare, Hardness 3H,
Haze 25%
Support Color Native 262K colors ( RGB 6-bit data
driver )
Document version 0.4 6/35
Storage (Non
ng)
Temperature Range
Operating
-Operati
RoHS Compliance RoHS Compliance
Product Specification
[oC] [oC]
0 to +50
-40 to +60
2.2 Optical Characteristics
The optical characteristics are measured under stable conditions at 25 (Room Temperature) :
Item Unit Conditions Min. Typ. Max. Note
B121EW03 V1
White Luminance CCFL 6.0mA Viewing Angle
Uniformity Uniformity CR: Contrast Ratio Cross talk % Response Time
Color / Chromaticity Coordinates (CIE 1931)
www.jxlcd.com
www.jxlcd.com
[cd/m2] 5 points average
[degree] [degree]
[degree] [degree]
[msec] Rising [msec] Falling [msec] Raising + Falling
Horizontal (Right) CR = 10 (Left)
Vertical (Upper) CR = 10 (Lower) 5 Points
13 Points 350 500 - 6
4 4
Red x Red y Green x Green y Blue x Blue y White x White y
170 200 - 1,2,3
-
-
-
-
1.25
1.6
-
- 15 20 25 35
0.560 0.580 0.600
0.320 0.340 0.360
0.290
0.530
0.135 0.155 0.175
0.135 0.155 0.175
0.283 0.313 0.343
0.299
40 40 20 40
10
0.310 0.330
0.550 0.570
0.329 0.359
-
-
-
-
15
2,7
1
5
2,7
Document version 0.4 7/35
Note 1: 5 points position (Display area : 261.12mm x 163.2mm)
W/4 W/4 W/4 W/4
H/4
H/4
Product Specification
W
12
B121EW03 V1
H
Note 2: 13 points position
H/4
www.jxlcd.com
www.jxlcd.com
H/4
H
H/4
H/4
H/4
10
10
W/4
1
6
3
45
W
W/4
4
W/4
2
7
W/4
10
3
5
8
9
H/4
10
11
Note 3: The luminance uniformity of 5 and 13 points is defined by dividing the maximum luminance values by the minimum test point luminance
δ
Maximum Brightness of five points
=
W5
10
1312
Minimum Brightness of five points
Maximum Brightness of thirteen points
Document version 0.4 8/35
δ
W13
=
Minimum Brightness of thirteen points
B121EW03 V1
Note 4: Measurement method
The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change
during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 30 minutes in a stable, windless and dark room.
Product Specification
Photo detector
Field=2°
-
Note 5 Definition of Cross Talk (CT)
CT = | YB – YA | / YA × 100 (%)
Where
YA = Luminance of measured location without gray level 0 pattern (cd/m2)
YB = Luminance of measured location with gray level 0 pattern (cd/m2)
www.jxlcd.com
www.jxlcd.com
Document version 0.4 9/35
B121EW03 V1
Note 6: Definition of response time:
The output signals of BM-7 or equivalent are measured when the input signals are changed from “Black to White (falling time) and from “White to Black (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.
Product Specification
"Black"
100%
S i
90%
g n a l
(
R e
l
a t
i
v e
v a l
u
10%
e )
0%
Tr
Tf
"White""White"
www.jxlcd.com
www.jxlcd.com
Document version 0.4 10/35
B121EW03 V1
Note 7. Definition of viewing angle
Viewing angle is the measurement of contrast ratio 10, at the screen center, over a 180° horizontal and 180°
vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° (θ) horizontal left and right and 90° (Φ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.
Product Specification
www.jxlcd.com
www.jxlcd.com
Document version 0.4 11/35
B121EW03 V1
p Conne
r(2pin)
n)
Product Specification
3. Functional Block Diagram
The following diagram shows the functional block of the 12.1 inches wide Color TFT/LCD Module:
(4 pairs LVDS)
RxIN0 RxIN1 RxIN2 RxCLKIN
VDD GND
X-Driver
LCD DRIVE
CARD
LCD Controller
TFT ARRAY/CELL
1280(R/G/B) x 3 x 800
DC-DC
Converter
Ref circuit
LCD Connector(20pi
Hirose DF19L-20P-1H
www.jxlcd.com
www.jxlcd.com
Mating type DF19G-20S-1C
or compatible
Y-Driver
Backlight Unit
Lam
JST BHSR-02VS-1
Mating Type SM02B-BHSS-1-TB
cto
Document version 0.4 12/35
Product Specification
4. Absolute Maximum Ratings
Absolute maximum ratings of the module is as following:
4.1 Absolute Ratings of TFT LCD Module
Item Symbol Min Max Unit Conditions
Logic/LCD Drive
Vin -0.3 +4.0 [Volt] Note 1,2
4.2 Absolute Ratings of Backlight Unit
Item Symbol Min Max Unit Conditions
CCFL Current ICFL - 7 [mA] rms Note 1,2
4.3 Absolute Ratings of Environment
Item Symbol Min Max Unit Conditions
Operating Temperature TOP 0 +50 [
Operation Humidity HOP 5 95 [%RH] Note 3
Storage Temperature TST -40 +60 [
Storage Humidity HST
5 95
o
C] Note 3
o
C] Note 3
[%RH]
B121EW03 V1
Note 3
Note 1: With in Ta (25 ) Note 2: Permanent damage to the device may occur if exceed maximum values Note 3: For quality performance, please refer to AUO IIS(Incoming Inspection Standard).
www.jxlcd.com
www.jxlcd.com
Twb=39° C
Operating Range Storage Range
Document version 0.4 13/35
age
Product Specification
5. Electrical characteristics
5.1 TFT LCD Module
5.1.1 Power Specification
Input power specifications are as follows;
Symble Parameter Min Typ Max Units Condition
VDD Logic/LCD Drive
Volt
PDD VDD Power IDD IDD Current
IRush Inrush Current VDDrp Allowable
Logic/LCD Drive Ripple Voltage
VDDns Allowable
Logic/LCD Drive Ripple Noise
3.0 3.3 3.6 [Volt] Load Capacitance 20uF
1.0 1.6 [Watt] Max:All Black Pattern
400
420 mA
1800 mA
500 [mV]
Max:All Black Pattern
p-p
100 [mV]
p-p
B121EW03 V1
Note 1 : Measurement conditions:
+5.0V
C2 1uF/25V
R1 47K
R2
1K
www.jxlcd.com
www.jxlcd.com
(High to Low) Control Signal
SW1
SW MAG-SPST
1 2
+12.0V
VR1
47K
D6 D5 D2 S D1
G
C3
0.01uF/25V
90%
Q3 AO6402
D2SD1D5
G
D6
Q3
AO6402
F1
VCC
(LCD Module Input)
C1 1uF/16V
3.3V
0V
Document version 0.4 14/35
10%
0.5ms
Vin rising time
B121EW03 V1
5.1.2 Signal Electrical Characteristics
Input signals shall be low or Hi-Z state when VDD is off. It is recommended to refer the specifications of SN75LVDS86DGG(Texas Instruments) in detail. Signal electrical characteristics are as follows;
Product Specification
Parameter
Vth
Vtl
Note: LVDS Signal Waveform
Vth
Vtl
Condition Min Max Unit
Differential Input High Threshold (Vcm=+1.2V)
Differential Input Low Threshold (Vcm=+1.2V)
www.jxlcd.com
www.jxlcd.com
VSS
Vcm
-100
100
[mV]
[mV]
Document version 0.4 15/35
5.2 Backlight Unit
Parameter guideline for CCFL Inverter
Parameter Min Typ Max Units Condition
Product Specification
B121EW03 V1
White Luminance 5 points average
CCFL current(ICFL) 5.5 6.0 6.5 [mA]
CCFL Frequency(FCFL) 50 60 70 [KHz]
CCFL Ignition Voltage(Vs)
CCFL Voltage (Reference) (VCFL)
CCFL Power consumption (PCFL)
Note 1: Typ are AUO recommended Design Points.
*1 All of characteristics listed are measured under the condition using the AUO Test inverter. *2 In case of using an inverter other than listed, it is recommended to check the inverter carefully. Sometimes, interfering noise stripes appear on the screen, and substandard luminance or flicker at low power may happen. *3 In designing an inverter, it is suggested to check safety circuit very carefully. Impedance of CFL, for instance, becomes more than 1 [M ohm] when CFL is damaged. *4 Generally, CFL has some amount of delay time after applying kick-off voltage. It is recommended to keep on applying kick-off voltage for 1 [Sec] until discharge. *5 CFL discharge frequency must be carefully chosen so as not to produce interfering noise stripes on the screen. *6 Reducing CFL current increases CFL discharge voltage and generally increases CFL discharge frequency. So all the parameters of an inverter should be carefully designed so as not to produce too much leakage current from high-voltage output of the inverter.
Note 2: It should be employed the inverter which has Duty Dimming, if ICFL is less than 4mA.
www.jxlcd.com
www.jxlcd.com
170
1400 - -
- 580 -
- 3.5 -
200
-
[cd/m2 ]
rms
[Volt]
rms
[Volt]
rms
[Watt]
=
(Ta=25) Note 2 (Ta=25)
Note 3,4
(Ta= 0) Note 5
(Ta=25) Note 6
(Ta=25) Note 6
Note 3: CFL discharge frequency should be carefully determined to avoid interference between
inverter and TFT LCD. Note 4: The frequency range will not affect to lamp life and reliability characteristics. Note 5: CFL inverter should be able to give out a power that has a generating capacity of over
1,430 voltage. Lamp units need 1,400 voltage minimum for ignition.
Note 6: Calculator value for reference (ICFL×VCFL=PCFL)
Document version 0.4 16/35
B121EW03 V1
Note 7: Requirements for a system inverter design, which is intended to have a better display
performance, a better power efficiency and a more reliable lamp, are following.
It shall help increase the lamp lifetime and reduce leakage current. a. The asymmetry rate of the inverter waveform should be less than 10%. b. The distortion rate of the waveform should be within 2 ±10%. * Inverter output waveform had better be more similar to ideal sine wave.
Product Specification
www.jxlcd.com
www.jxlcd.com
Document version 0.4 17/35
6. Signal Characteristic
6.1 Pixel Format Image
Following figure shows the relationship of the input signals and LCD pixel format.
0 1 1279 1280
Product Specification
B121EW03 V1
1st Line
800th Line
R G B R G B
R G B R G B
www.jxlcd.com
www.jxlcd.com
R G B R G B
R G B R G B
Document version 0.4 18/35
B121EW03 V1
Product Specification
6.2 The input data format
Signal Name Description
RED5 RED4 RED3 RED2 RED1 RED0
GREEN 5 GREEN 4 GREEN 3 GREEN 2 GREEN 1 GREEN 0
BLUE 5 BLUE 4 BLUE 3 BLUE 2 BLUE 1 BLUE 0
DTCLK Data Clock
DSPTMG Display Timing This signal is strobed at the falling edge of
VSYNC Vertical Sync The signal is synchronized to -DTCLK . HSYNC Horizontal Sync The signal is synchronized to -DTCLK .
Note: Output signals from any system shall be low or Hi-Z state when VDD is off.
www.jxlcd.com
www.jxlcd.com
Red Data 5 (MSB) Red Data 4 Red Data 3 Red Data 2 Red Data 1 Red Data 0 (LSB)
Red-pixel Data Green Data 5 (MSB)
Green Data 4 Green Data 3 Green Data 2 Green Data 1 Green Data 0 (LSB)
Green-pixel Data Blue Data 5 (MSB) Blue Data 4 Blue Data 3 Blue Data 2 Blue Data 1 Blue Data 0 (LSB)
Blue-pixel Data
Red-pixel Data Each red pixel's brightness data consists of these 6 bits pixel data.
Green-pixel Data Each green pixel's brightness data consists of these 6 bits pixel data.
Blue-pixel Data Each blue pixel's brightness data consists of these 6 bits pixel data.
The typical frequency is 68.9 MHZ.. The signal is used to strobe the pixel data and DSPTMG signals. All pixel data shall be valid at the falling edge when the DSPTMG signal is high.
-DTCLK. When the signal is high, the pixel data shall be valid to be displayed.
Document version 0.4 19/35
B121EW03 V1
Product Specification
6.3 Signal Description
The LVDS receiver equipped in this LCD module is compatible with SN75LVDS86 standard. LVDS is a differential signal technology for LCD interface and high speed data transfer device. Transmitter shall be SN75LVDS84 (negative edge sampling) or compatible.
Signal Name Description
RxIN0N, RxIN0P LVDS differential data input (Red0-Red5, Green0) RxIN1N, RxIN1P LVDS differential data input (Green1-Green5, Blue0-Blue1) RxIN2N, RxIN2P LVDS differential data input (Blue2-Blue5, Hsync, Vsync, DSPTMG) RxCLKINN, RxCLKIN0P LVDS differential clock input VDD +3.3V Power Supply GND Ground
Note1: Start from right side
Note2: Please follow VESA. Note3: Input signals shall be low or Hi-Z state when VDD is off. Internal circuit of LVDS inputs are as following.
Connector
www.jxlcd.com
www.jxlcd.com
20
GND
1
GND
Document version 0.4 20/35
The module uses a 100ohm resistor between positive and negative data lines of each receiver input
Product Specification
Signal Input
Pin No.
8
9
11
12
14
15
RxIN0-
R
RxIN0+
RxIN1-
R
RxIN1+
RxIN2-
R
RxIN2+
LVDS Receiver
B121EW03 V1
17
RxCLKIN-
R
18
RxCLKIN+
www.jxlcd.com
www.jxlcd.com
Document version 0 4 21/35
B121EW03 V1
Product Specification
6.4 Interface Timing
6.4.1 Timing Characteristics
Basically, interface timings should match the 1280x800 /60Hz manufacturing guide line timing.
Parameter Symbol Min. Typ. Max. Unit
Frame Rate - 50 60 - Hz
Clock frequency 1/ T
Vertical
Section
Horizontal
Section
End-frame checking period tEF 2 T
DE checking period tDE 6400 T
Note : DE mode only
6.4.2 Timing diagram
DOTCLK
T
CLOCK
www.jxlcd.com
www.jxlcd.com
Input Data
DE
DE
62 68.9 72 MHz
Clock
Period TV 803 816 832 Active T
Blanking T
Period TH 1302 1408 1700 Active T
Blanking T
VD
VB
HD
HB
800 800 800
3 16 32
- 1280 -
22 128 420
Input Timing Definition ( DE Mode)
Invaild
Data
T
HB
Pixel
1
T
VB
Pixel
2
T
Pixel
3
T
HD
H
T
V
Pixel
N-1
T
VD
Pixel
N
T
Line
T
Clock
Line
Line
Invaild
Data
Pixel
1
Document version 0.4 22/35
B121EW03 V1
Product Specification
6.5 Power ON/OFF Sequence
VDD power and lamp on/off sequence is as follows. Interface signals are also shown in the chart. Signals from any system shall be Hi-Z state or low level when VDD is off.
Power Supply VDD
Power Sequence Timing
Backlight On
www.jxlcd.com
www.jxlcd.com
Parameter
T1
90%
10%
T2
Min. Typ. Max.
T1 0.5 - 10 (ms) T2 0 - 50 (ms) T3 0 - 50 (ms) T4 500 - - (ms) T5 200 - - (ms) T6 200 - - (ms)
T5
Value
90%
T3
VALID DATA
T6
Units
T7
10%
T4
T7 0 - 10 (ms)
Document version 0.4 23/35
B121EW03 V1
Product Specification
7. Connector & Pin Assignment
Physical interface is described as for the connector on module.
These connectors are capable of accommodating the following signals and will be following components.
7.1 TFT LCD Module
(A) CONNECTOR
Connector Name / Designation Manufacturer Type / Part Number Mating Housing/Part Number
(B) Signal Pin
Pin# Signal Name Pin# Signal Name
1 GND 2 VDD 3 VDD 4 VDD 5 AGING 6 CLK 7 DATA
9 RxIN0P 10 GND 11 RxIN1N 12 RxIN1P 13 GND 14 RxIN2N 15 RxIN2P 16 GND 17 RxCLKINN 18 RxCLKINP 19 GND 20 GND
www.jxlcd.com
www.jxlcd.com
8 RxIN0N
EDID
For Signal Connector Hirose DF19L-20P-1H DF19G-20S-1C or compatible
EDID
EDID
Document version 0.4 24/35
B121EW03 V1
Product Specification
7.2 Backlight Unit
Physical interface is described as for the connector on module.
These connectors are capable of accommodating the following signals and will be following components.
Connector Name / Designation For Lamp Connector
Manufacturer JST Type / Part Number BHSR-02VS-1 Mating Type / Part Number SM02B-BHSS-1-TB
7.3 Signal for Lamp connector
Pin # Cable color Signal Name
1
2
Red
White
Lamp High Voltage
Lamp Low Voltage
www.jxlcd.com
www.jxlcd.com
Document version 0.4 25/35
8. Vibration and Shock Test
8.1 Vibration Test
Test Spec:
l Test method: Non-Operation l Acceleration: 1.5G l Frequency: 26 - 500Hz Random l Sweep: 30 Minutes each Axis (X, Y, Z)
8.2 Shock Test Spec:
Test Spec:
l Test method: Non-Operation l Acceleration: 180 G , Half sine wave l Active time: 2 ms l Pulse: X,Y,Z .one time for each side
Product Specification
B121EW03 V1
www.jxlcd.com
www.jxlcd.com
Document version 0.4 26/35
9. Reliability
Items
Temperature Humidity Bias High Temperature Operation Low Temperature Operation
On/Off Test Hot Storage Cold Storage Thermal Shock Test Hot Start Test Cold Start Test
Shock Test (Non-Operating)
B121EW03 V1
Product Specification
Required Condition Note
40/95%,250Hr
50/Dry,250Hr
0,250Hr
ON/30 sec. OFF/30sec., 30,000 cycles. 65/20% RH ,250 hours
-40/50% RH ,250 hours
-40/20 min ,65 /20 min 300cycles 50/1 Hr min. power on/off per 5 minutes, 5 times 0/1 Hr min. power on/off per 5 minutes, 5 times
180G, 2ms, Half-sine wave
Vibration Test (Non-Operating)
ESD
Room temperature Test
Note1: According to EN61000-4-2 , ESD class B: Some performance degradation allowed. No data lost
Note2: CCFL Life time: 10,000 hours minimum under normal module usage. Note3: MTBF (Excluding the CCFL): 30,000 hours with a confidence level 90%
www.jxlcd.com
www.jxlcd.com
. Self-recoverable. No hardware failures.
Random vibration, 1.5 G zero-to-peak, 26 to 500 Hz, 30 mins in each of three mutually perpendicular axes.
Contact : ±8KV/ operation Air : ±15KV / operation
25, 2000hours, Operating with loop pattern
Note 1
Document version 0.4 27/35
10. Mechanical Characteristics
10.1 LCM Outline Dimension
www.jxlcd.com
www.jxlcd.com
Document version 0.4 28/35
www.jxlcd.com
www.jxlcd.com
Document version 0.4 29/35
10.2 Screw Hole Depth and Center Position
Screw hole minimum depth, from side surface =2.85 mm (See drawing) Screw hole center location, from front surface = 328 ± 0.2mm (See drawing)
Screw Torque: Maximum 2.2 kgf-cm
www.jxlcd.com
www.jxlcd.com
Document version 0.4 30/35
11. Shipping and Package
11.1 Shipping Label Format
Note 1:
IC Combination Control Code H/W
Source IC:Novaek Gate IC: Novatek
www.jxlcd.com
0AXXX 0A
www.jxlcd.com
Document version 0.4 31/35
11.2. Carton package
The outside dimension of carton is 486 (L)mm x 286 (W)mm x 360 (H)mm
www.jxlcd.com
www.jxlcd.com
11.3 Shipping package of palletizing sequence
Top cardboard
Document version 0.4 32/35
Bottom cardboard
Wooden pallet
Note : Limit of box palletizing = Max 3 layers(ship and stock conditions)
Corner angle
PE band
Stretch film
12. Appendix: EDID description
Address FUNCTION Value Value
HEX HEX BIN
00 01 02 03 04 05 06 07 08
09 0A 0B 0C 0D 0E
0F
10
11
12
13
14 Video input def. (digital I/P, non-TMDS, CRGB)
15 Max H image size (rounded to cm)
16 Max V image size (rounded to cm)
17 Display Gamma (=(gamma*100)-100)
18 Feature support (no DPMS, Active OFF, RGB, tmg Blk#1)
19 Red/green low bits (Lower 2:2:2:2 bits) 1A Blue/white low bits (Lower 2:2:2:2 bits) 1B Red x (Upper 8 bits) 1C 1D 1E
1F
20
21
22
23
24
25
26
27
28
29 2A 2B
www.jxlcd.com
www.jxlcd.com
EISA Manuf. Code LSB 06 00000110
Header 00 00000000
FF 11111111 FF 11111111 FF 11111111 FF 11111111 FF 11111111 FF 11111111 00 00000000
Compressed ASCII AF 10101111
Product Code
hex, LSB first
32-bit ser # 00 00000000
00 00000000 00 00000000 00 00000000
Week of manufacture 01 00000001
Year of manufacture 10 00010000
EDID Structure Ver. 01 00000001
EDID revision # 03 00000011
Red y/ highER 8 bits 57 01010111
Green x 4F 01001111 Green y 8C 10001100
Blue x 27 00100111
Blue y 27 00100111 White x 50 01010000 White y 54 01010100
Established timing 1 00 00000000 Established timing 2 00 00000000 Established timing 3 00 00000000
Standard timing #1 01 00000001
01 00000001
Standard timing #2 01 00000001
01 00000001
Standard timing #3 01 00000001
01 00000001
14 00010100 31 00110001
80 10000000 1A 00011010 10 00010000 78 01111000 0A 00001010 87 10000111
FE 11111110
94 10010100
Document version 0.4 33/35
2C 2D 2E
2F 01 00000001 30 31 32 33 34 35 36
Pixel Clock/10000 LSB EA 11101010
37
Pixel Clock/10000 USB 1A 00011010
38 Horz active Lower 8bits 39 Horz blanking Lower 8bits 80 10000000
3A HorzAct:HorzBlnk Upper 4:4 bits 3B 3C 3D 3E
3F 40 41 Horz&Vert Sync Offset/Width Upper 2bits 42 43 44 45 46 47 48
49 4A 4B 4C 4D 00 00000000 4E
4F
50
51
52
53
54
55
56
57 00 00000000
58
59 5A 5B 5C
Vertical Active Lower 8bits Vertical Blanking Lower 8bits Vert Act : Vertical Blanking (upper 4:4 bit) HorzSync. Offset HorzSync.Width VertSync.Offset : VertSync.Width
Horizontal Image Size Lower 8bits Vertical Image Size Lower 8bits Horizontal & Vertical Image Size (upper 4:4 bits) Horizontal Border (zero for internal LCD)
Vertical Border (zero for internal LCD)
www.jxlcd.com
www.jxlcd.com
Signal (non-intr, norm, no stero, sep sync, neg pol)
Standard timing #4 01 00000001
01 00000001
Standard timing #5 01 00000001
Standard timing #6 01 00000001
01 00000001
Standard timing #7 01 00000001
01 00000001
Standard timing #8 01 00000001
01 00000001
00 00000000
50 01010000 20 00100000 10 00010000 30 00110000 15 00010101 20 00100000 44 01000100 00 00000000 05 00000101
A3 10100011
10 00010000 00 00000000 00 00000000 18 00011000
Detailed timing/monitor 00 00000000
descriptor #2 00 00000000
00 00000000 0F 00001111 00 00000000
00 00000000 00 00000000 00 00000000 00 00000000 00 00000000 00 00000000 00 00000000 00 00000000 00 00000000
00 00000000 20 00100000
Detailed timing/monitor 00 00000000
descriptor #3 00 00000000
00 00000000
Document version 0.4 34/35
5D 5E
5F
60 Manufacture 55 01010101
61
62
63
64
65
66
67
68
69 6A 20 00100000 6B 6C 6D 6E
6F
70
71
72
73
74 Manufacture P/N 31 00110001
75
76
77
78
79 7A 7B 7C 7D 7E Extension Flag 00 00000000
7F
www.jxlcd.com
www.jxlcd.com
Detailed timing/monitor 00 00000000
Manufacture P/N 42 01000010 Manufacture P/N 31 00110001 Manufacture P/N 32 00110010
Manufacture P/N 45 01000101 Manufacture P/N 57 01010111 Manufacture P/N 30 00110000 Manufacture P/N 33 00110011 Manufacture P/N 20 00100000 Manufacture P/N 56 01010110 Manufacture P/N 31 00110001
FE 11111110 00 00000000
Manufacture 41 01000001
Manufacture 4F 01001111
0A 00001010 20 00100000 20 00100000 20 00100000 20 00100000 20 00100000 20 00100000 20 00100000
20 00100000
descriptor #4 00 00000000
00 00000000 FE 11111110 00 00000000
20 00100000 0A 00001010
Checksum 21 00100001
Document version 0.4 35/35
Loading...