AU Optronics B101EW05-V7 Product Specification

Page 1
Product Specification
( ( V ) Final Specifications
Module 10.1”(10.07”) WXGA 16:10 Color TFT-LCD
AU OPTRONICS CORPORATION
with LED Backlight design
Model Name
Note
Customer Date
www.jxlcd.com
www.jxlcd.com
Checked &
Approved by
B101EW05 V7 (H/W:0A )
LED Backlight with driving circuit design Dynamic Contrast Ratio (Power Saving Solution)
Date
Approved by Date
Kevin Shen 06/23/2011
Prepared by
Note: This Specif ication is subject to change without notice.
B101EW05 V7 Document Version : 1.6
1 of 37
Wen Hwa 06/23/2011
NBBU Marketing Division
AU Optronics corporation
Page 2
Product Specification
AU OPTRONICS CORPORATION
Contents
1. Handling Precautions .............................................................. 6
2. General Description................................................................. 7
2.1 General Specification ...............................................................................................................................7
2.2 Optical Characteristics .............................................................................................................................8
3. Functional Block Diagram...................................................... 13
4. Absolute Maximum Ratings ................................................... 14
4.1 Absolute Ratings of TFT LCD Module ............................................................................................... 14
4.2 Absolute Ratings of Environment ........................................................................................................ 14
5. Electrical Characteristics ....................................................... 15
5.1 TFT LCD Module ................................................................................................................................. 15
5.2 Backlight Unit........................................................................................................................................ 18
6. Signal Interface Characteristic .............................................. 19
6.1 Pixel Format Image................................................................................................................................ 19
6.2 The Input Data Format .......................................................................................................................... 20
6.3 Integration Interface Requirement ....................................................................................................... 21
6.4 LVDS Interface Timing ......................................................................................................................... 23
6.5 Power ON/OFF Sequence..................................................................................................................... 24
7. Panel Reliability Test............................................................. 25
7.1 Vibration Test......................................................................................................................................... 25
7.2 Shock Test.............................................................................................................................................. 25
7.3 Reliability Test....................................................................................................................................... 25
8. Mechanical Characteristics .................................................... 29
8.1 LCM Outline Dimension ...................................................................................................................... 29
9. Shipping and Package............................................................ 32
9.1 Shipping Label Format ......................................................................................................................... 32
9.2 Carton Package ...................................................................................................................................... 33
9.3 Shipping Package of Palletizing Sequence ......................................................................................... 33
10. Appendix ............................................................................. 34
10.1 EDID Description................................................................................................................................ 34
www.jxlcd.com
www.jxlcd.com
B101EW05 V7 Document Version : 1.6
2 of 37
Page 3
Product Specification
AU OPTRONICS CORPORATION
Record of Revision
Version and Date Page Old description New Description Remark
0.1 2011/01/25 All First Edition for Customer
0.2 2011/01/26 20-21 6.3.2 LVDS PIN assignment as original B101EW05
0.3 2011/02/09 5 White Luminance Change to 300nit,typ
5 Power Consumption Change to 3.1W,max
6 Support Color Change to 6bit + FRC
6
11 Functional Block Diagram follow B101EB01 design w/o 3D
18
24-26 LCM 2D drawing Addition
27 Shipping Label Format TBD
29 EDID description TBD
0.4 2011/02/17 5 Phycisal size Thickkness: from 5.2 to 5.3mm,max
16
21
24
0.5 2011/02/17 21
0.6 2011/02/22 21
0.7 2011/02/22 6
0.8 2011/02/23 30
0.9 2011/03/18 22
30
20
www.jxlcd.com
www.jxlcd.com
White Luminance
The Input Data Format
5.3.2 Backlight input signal
characteristics
6.5.1 Timing Characteristics
8. Mechanical Characteristics
6.5.1 Timing Characteristics
6.5.1 Timing Characteristics
Color / Chromaticity Coordinates
Add “11.1 Precaution” description
6.4 Timing Characteristics
EDID description
6.3.1 LVDS connector vendor
6.3.2 LVDS PIN assignment as B101EB01
ILED = 18mA
Brightness = 300nit, typ, 255nit, min
function
Modify to 8bit NS mode
(Al foil addition @ PCBA protect film)
Alignment as B101EB01 spec
Correction: blanking of Horizontal
Section
2D drawing update
Clock frequency: change to 71.2MHz
Clock frequency: change to 71.2MHz
White spec modification for MP stage
Follow AUO CP model spec
AUO CP model spec
Modify the CLK frequency from 71.2 to
69.82 MHz
Update all EDID
Change to I-PEX
B101EW05 V7 Document Version : 1.6
3 of 37
Page 4
20
23
7
1.0 2011/04/14 7
17
Product Specification
6.3.2 LVDS pin assignment
6.5 Power On/Off sequence
2.2 optical statistics
Cross talk
LED characteristics
AU OPTRONICS CORPORATION
Update Pin 5 aging function
update
Flicker -20 dB
4%
4% by AUO test cond.
5% by test cond.
Add the description of LED & LB type
1.1 2011/04/21 7, 11
1.2 2011/06/10 7
14
16
17
22
32
6
8
9
25
24
1.3 2011/06/16 6
16
22
23
24
1.4 2011/06/22 23
1.5 2011/06/23 6
14
17
www.jxlcd.com
www.jxlcd.com
LED color BIN definition
2.2 I
Luminance uniformity 5 points max
1.25
5.1.1 VDD power 0.7 W
5.1.3 DCR Mode Duty Index 70~100%
5.2.1 Back light power 2.5 W
6.4.1 clock frequency 68.92 MHz
10.1 EDID check sum AA
I
Note1. 5 points, Note3.δW5
Note 5. YL = [L (1)+ L (2)+ L (3)+ L (4)+
L (5) + / 5
8.1.1 Standard Front view
7.3 Reliability test
Physical Size without bracket / tape
DCR Mode Duty Index
6.4.1 Timing Characteristics
6.5 Power ON/OFF Sequence
7.3 Reliability test
6.5 Power ON/OFF Sequence
Power Consumption
Power Specification
5.2.1 LED characteristics
= 18 m A
LED
IDD current 212 m A
I
= 18 m A
LED
=18Ma, 1.25 max. (5 points)
LED
Add Note 10 for LED color BIN definition
I
= 17 m A
LED
Luminance uniformity 9 points max
1.42
VDD power 0.88 W IDD current 293 m A
DCR Mode Duty Index 85~95%
Back light power 2.32 W
I
= 17 m A
LED
clock frequency 71.1 MHz
Check sum C2
I
=17mA, 1.42 max. (9 points)
LED
Note1. 9 points, Note3.δW9
YL = [L (1)+ L (2)+ L (3)+ L (4)+ L (5) + L (6+ L (7)+ L (8)+ L (9)] / 9
Update to latest version
Update to latest data
Modify the Length / Width tolerance of LCM from +,-0.5mm to +,-0.3mm
Duty range changed to 85%~95%
Parameter aligned with EDID: C2 ver
Setting of power NO/OFF sequence
Referred by H429AL01, modify the spec
Setting of power NO/OFF sequence
3.10 max. (Include Logic and BLU power) VDD Power: from 0.88W to 0.8W IDD Current: 242.4 mA Backlight Power Consumption:
2.3W,max
B101EW05 V7 Document Version : 1.6
4 of 37
Page 5
1.6 2011/07/04
32
9.2 Carton Package
Product Specification
AU OPTRONICS CORPORATION
Update the design of carton package : from TBD to actual OD
www.jxlcd.com
www.jxlcd.com
B101EW05 V7 Document Version : 1.6
5 of 37
Page 6
Product Specification
1. Handling Precautions
1) Since front polarizer is easily damaged, pay attention not to scratch it.
2) Be sure to turn off power supply when inserting or disconnecting from input connector.
3) Wipe off water drop immediately. Long contact with water may cause discoloration or
spots.
4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard
surface.
6) Since CMOS LSI is used in this module, take care of static electricity and insure
human earth when handling.
7) Do not open nor modify the Module Assembly.
8) Do not press the reflector sheet at the back of the module to any directions.
9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor
tilt the Interface Connector of the TFT Module.
AU OPTRONICS CORPORATION
11) After installation of the TFT Module into an enclosure (Notebook PC Bezel, for
example), do not twist nor bend the TFT Module even momentary. At designing the
enclosure, it should be taken into consideration that no bending/twisting forces are
applied to the TFT Module from outside. Otherwise the TFT Module may be
damaged.
12) Small amount of materials having no flammability grade is used in the LCD module. The
LCD module should be supplied by power complied with requirements of Limited Power
Source (IEC60950 or UL1950), or be applied exemption.
13) Disconnecting power supply before handling LCD modules, it can prevent electric shock, DO
NOT TOUCH the electrode parts, cables, connectors and LED circuit part of TFT module
that a LED light bar build in as a light source of back light unit. It can prevent electrostatic
breakdown.
www.jxlcd.com
www.jxlcd.com
B101EW05 V7 Document Version : 1.6
6 of 37
Page 7
Product Specification
Length
2. General Description
B101EW05 V7 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a
driver circuit, and LED backlight system. The screen format is intended to support the 16:10
WXGA, 1280(H) x800(V) screen and 16.7M colors (RGB 6-bits + FRC data driver) with LED
backlight driving circuit. All input signals are LVDS interface compatible.
B101EW05 V7 is designed for a display unit of notebook style personal computer and industrial machine.
2.1 General Specification
The following items are characteristics summary on the table at 25 condition:
Items Unit Specifications
AU OPTRONICS CORPORATION
Screen Diagonal
Active Area
Pixels H x V
Pixel Pitch
Pixel Format
www.jxlcd.com
www.jxlcd.com
Display Mode
White Luminance (ILED=17mA)
(Note: ILED is LED current)
Luminance Uniformity Contrast Ratio
Response Time
Nominal Input Voltage VDD
Power Consumption
[mm]
[mm]
[mm]
[cd/m2]
[ms]
[Volt]
[Watt]
255.85 (10.07W”)
216.96(H) x 135.6(V)
1280 x 3(RGB) x 800
0.1695 X 0.1695
R.G.B. Vertical Stripe
Normally Black
300 typ. (9 points average w/o touch panel) 255 min. (9 points average w/o touch panel)
1.42 max. (9 points) 1300 typ, 1000 min.
25 typ / 35 Max
+3.3 typ.
3.10 max. (Include Logic and BLU power)
Weight
Physical Size without bracket / tape
Electrical Interface
Glass Thickness
B101EW05 V7 Document Version : 1.6
[Grams]
[mm]
[mm]
7 of 37
180 max.
Min. Typ. Max.
229.16 229.46 229.76
Width 148.80 149.10 149.40
Thickness --- --- 5.3
1 channel LVDS
0.3
Page 8
Storage (Non
Operating)
[oC]
Surface Treatment
Product Specification
AU OPTRONICS CORPORATION
Anti-Reflection1.5%, Hardness 3H
Support Color
Temperature Range
Operating
-
RoHS Compliance RoHS Compliance
[oC]
16.7M colors ( RGB 6-bit + FRC)
0 to +50
-20 to +60
2.2 Optical Characteristics
The optical characteristics are measured under stable conditions at 25 (Room Temperature) :
Item
White Luminance
ILED=17mA
Viewing Angle
Luminance Uniformity
Luminance Uniformity
www.jxlcd.com
Contrast Ratio
www.jxlcd.com
Symbol
9 points average 255 300 ---
θR
θL
ψH
ψL
Δ9P
δ
13P
CR
Conditions Min. Typ. Max. Unit Note
cd/m2
Horizontal (Right)
CR = 10 (Left)
Vertical (Upper)
CR = 10 (Lower)
9 Points
13 Points
1000 1300 -
80
80
80
80
--- --- 1.42
--- --- 1.50
85
85
85
85
---
---
---
---
degree
1, 4, 5.
1, 3, 4
2, 3, 4
4, 9
4, 6
Cross talk %
Flicker
Response Time TRT Rising + Falling
Red
Color / Chromaticity Coordinates
NTSC %
B101EW05 V7 Document Version : 1.6
Green
Blue
White
dB
Rx
Ry
Gx
Gy
Bx
By
Wx
Wy
[A] By AUO test cond.
[B] By test cond.
-20
CIE 1931
8 of 37
--- ---
[A] 4
[B] 5
--- 25 35
0.547 0.577 0.607
0.306 0.336 0.366
0.294 0.324 0.354
0.521 0.551 0.581
0.122 0.152 0.182
0.098 0.128 0.158
0.280 0.310 0.340
0.290 0.320 0.350
- 45 -
msec
4, 7
4, 8
10
Page 9
Product Specification
Maximum Brightness of thirteen points
Maximum Brightness of
Minimum Brightness of
Note 1: 9 points position (Ref: Active area)
AU OPTRONICS CORPORATION
Note 2: 13 points position (Ref: Active area)
W
W /4
www.jxlcd.com
www.jxlcd.com
H /4
H /4
H
H /4
H /4
1 0
1 0
1 0
1
6
1 1
W /4
4 5
9
1 2
W /4
2
7
1 0
Note 3: The luminance uniformity of 9 or13 points is defined by dividing the maximum luminance values by the minimum test point luminance
δ
W9
=
nine points
nine points
W /4
1 0
3
8
1 3
δ
B101EW05 V7 Document Version : 1.6
W13
=
Minimum Brightness of thirteen points
9 of 37
Page 10
Product Specification
Contrast ratio (CR)=
Brightness on the “White” state
Brightness on the “Black” state
Note 4: Measurement method
The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change
during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight
for 30 minutes in a stable, windless and dark room, and it should be measured in the center of screen.
AU OPTRONICS CORPORATION
Field=2°
Note 5: Definition of Average Luminance of White (YL):
www.jxlcd.com
www.jxlcd.com
Photo detector
-
Measure the luminance of gray level 63 at 9 points
Y
= [L (1)+ L (2)+ L (3)+ L (4)+ L (5) + L (6+ L (7)+ L (8)+ L (9)] / 9
L
L (x) is corresponding to the luminance of the point X at Figure in Note (1).
Note 6: Definition of contrast ratio:
Contrast ratio is calculated with the following formula.
B101EW05 V7 Document Version : 1.6
10 of 37
Page 11
Product Specification
Note 7 Definition of Cross Talk (CT)
CT = | YB – YA | / YA × 100 (%)
Where
YA = Luminance of measured location without gray level 0 pattern (cd/m2)
YB = Luminance of measured location with gray level 0 pattern (cd/m2)
AU OPTRONICS CORPORATION
Note 8: Definition of response time:
The output signals of BM-7 or equivalent are measured when the input signals are changed from “Black” to
“White” (falling time) and from “W hite” to “Black” (rising time), respectively. The response time interval between
the 10% and 90% of amplitudes. Refer to figure as below.
www.jxlcd.com
www.jxlcd.com
"Black"
100%
Signal(Relative value)
90%
10%
0%
Tr
Tf
"White""White"
B101EW05 V7 Document Version : 1.6
11 of 37
Page 12
Product Specification
Note 9. Definition of viewing angle
Viewing angle is the measurement of contrast ratio 10, at the screen center, over a 180° horizontal and 180°
vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° (θ)
horizontal left and right and 90° (Φ) vertical, high (up) and low (down). The measurement direction is typically
perpendicular to the display surface with the screen rotated about its center to develop the desired measurement
viewing angle.
AU OPTRONICS CORPORATION
Note 10. LED BIN definition
1. The LED color BIN could be defined for Nichia 208 (0.8t)
2. B101EW05 V7:
(1). Below 20 LED BIN would be introduced to meet LCM color spec & recent MP demands –
(2). If the MP demands would increase, below 40 LED BIN might be introduced after AUO RD verification
www.jxlcd.com
www.jxlcd.com
B101EW05 V7 Document Version : 1.6
12 of 37
Page 13
Product Specification
3. Functional Block Diagram
The following diagram shows the functional block of the 10.1 inches wide Color TFT/LCD 40 Pin one channel Module
AU OPTRONICS CORPORATION
www.jxlcd.com
www.jxlcd.com
B101EW05 V7 Document Version : 1.6
13 of 37
Page 14
Product Specification
4. Absolute Maximum Ratings
An absolute maximum rating of the module is as following:
4.1 Absolute Ratings of TFT LCD Module
Item Symbol Min Max Unit Conditions
Logic/LCD Drive
4.2 Absolute Ratings of Environment
Item Symbol Min Max Unit Conditions
Operating Temperature TOP 0 +50 [oC] Note 4
Operation Humidity HOP 5 95 [%RH] Note 4
Storage Temperature TST -20 +60 [oC] Note 4
Storage Humidity HST
Note 1: At Ta (25 )
Note 2: Permanent damage to the device may occur if exceed maximum values
Note 3: LED specification refer to section 5.2
Note 4: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).
AU OPTRONICS CORPORATION
Vin -0.3 +4.0 [Volt] Note 1,2
5 95
[%RH]
Note 4
Twb=39°C
www.jxlcd.com
www.jxlcd.com
Operating Range Storage Range
B101EW05 V7 Document Version : 1.6
14 of 37
Page 15
Product Specification
5. Electrical Characteristics
5.1 TFT LCD Module
5.1.1 Power Specification
Input power specifications are as follows;
The power specification are measured under 25 and frame frenquency under 60Hz
Symble Parameter Min Typ Max Units Note
VDD
PDD VDD Power
IDD IDD Current
IRush Inrush Current
Logic/LCD Drive Voltage
AU OPTRONICS CORPORATION
3.0 3.3 3.6
-
- -
- -
- 0.8
242.4
2000
[Volt]
[Watt]
[mA] Note 1
[mA]
Note 1
Note 2
VDDrp
Note 1 : Maximum Measurement ConditionWhite Pattern at 3.3V driving voltage. (P
Note 2Measure Condition
Allowable Logic/LCD Drive Ripple Voltage
www.jxlcd.com
www.jxlcd.com
- -
100
[mV]
p-p
max=V3.3
x I
black
)
0V
B101EW05 V7 Document Version : 1.6
90%
10%
0.5ms
15 of 37
Vin rising time
3.3V
Page 16
Product Specification
5.1.2 Signal Electrical Characteristics
Input signals shall be low or High-impedance state when VDD is off.
Signal electrical characteristics are as follows;
AU OPTRONICS CORPORATION
Parameter Condition
VTH
VTL
|VID|
VCM
Note: LVDS Signal Waveform
Differential Input High Threshold (Vcm=+1.2V)
Differential Input Low Threshold (Vcm=+1.2V)
Differential Input Voltage
Differential Input Common Mode Voltage
www.jxlcd.com
www.jxlcd.com
Min Max
---
-100
100 600
1.125
100
----
1.375
Unit
[mV]
[mV]
[mV]
[V]
B101EW05 V7 Document Version : 1.6
16 of 37
Page 17
Product Specification
5.1.3 Dynamic contrast ratio Characteristics
Parameter
AU OPTRONICS CORPORATION
Symbol
Min Typ Max Units Remark
Dynamic contrast ratio(DCR) Input High Level
Dynamic contrast ratio(DCR) Input Low Level
DCR Mode Duty Index
L0 Gray level
L63 Gray level
Note 1: The minimums dynamic contrast ratio is setting at darkness, and a maximum is setting at
brightness.
Note 2: The power saving capability refer to original Backlight power consumption (P)
DCR_EN
Duty 85 - 95
Power
Power
2.5 - 5.5 [Volt]
- - 0.8 [Volt]
%
- 0.7P -
- 1P -
Watt
Watt
Define as Connector Interface (Ta=25)
www.jxlcd.com
www.jxlcd.com
Note 1
Note 2
B101EW05 V7 Document Version : 1.6
17 of 37
Page 18
Product Specification
5.2 Backlight Unit
5.2.1 LED characteristics
The LED lightbar is consisted of Nichia 208 (0.8t) x 36ea, and the circuit is 6 series and 6 parallel.
Parameter Symbol Min Typ Max Units Condition
AU OPTRONICS CORPORATION
Backlight Power Consumption
LED Life-Time
Note 1: Calculator value for reference P
Note 2: The LED life-time define as the estimated time to 50% degradation of initial luminous.
5.2.2 Backlight input signal characteristics
Parameter Symbol Min Typ Max Units Remark
LED Power Supply VLED 5.5 12.0 15.0 [Volt]
LED Enable Input High Level
LED Enable Input Low Level
www.jxlcd.com
www.jxlcd.com
PLED - - 2.30
N/A 15,000 - -
= VF (Normal Distribution) * IF (Normal Distribution) / Efficiency
LED
2.5 - 5.5 [Volt]
VLED_EN
- - 0.8 [Volt]
[Watt]
Hour
(Ta=25), Note 1 Vin =12V
(Ta=25), Note 2 IF=17mA
Define as
PWM Logic Input High Level
PWM Logic Input Low Level
PWM Input Frequency
PWM Duty Ratio
B101EW05 V7 Document Version : 1.6
Connector
2.5 - 5.5
VPWM_EN
- - 0.8
FPWM 100 - 1K
Duty 5 -- 100
18 of 37
[Volt]
[Volt]
Hz
%
Interface
(Ta=25)
Page 19
6. Signal Interface Characteristic
6.1 Pixel Format Image
Following figure shows the relationship of the input signals and LCD pixel format.
www.jxlcd.com
www.jxlcd.com
B101EW05 V7 Document Version : 1.6 19 of 37
Page 20
Data Clock
6.2 The Input Data Format
Signal Name Description
R7 R6 R5 R4 R3 R2 R1 R0
G7 G6 G5 G4 G3 G2 G1 G0
B7 B6 B5 B4 B3 B2 B1 B0
RxCLKIN
DE Display Timing This signal is strobed at the falling edge of
VS Vertical Sync The signal is synchronized to RxCLKIN . HS Horizontal Sync The signal is synchronized to RxCLKIN .
Note: Output signals from any system shall be low or High-impedance state when VDD is off
Red Data 7 (MSB) Red Data 6 Red Data 5 Red Data 4 Red Data 3 Red Data 2 Red Data 1 Red Data 0 (LSB)
Red-pixel Data Green Data 7 (MSB) Green Data 6 Green Data 5 Green Data 4 Green Data 3
www.jxlcd.com
www.jxlcd.com
Green Data 2 Green Data 1 Green Data 0 (LSB)
Green-pixel Data Blue Data 7 (MSB) Blue Data 6 Blue Data 5 Blue Data 4 Blue Data 3 Blue Data 2 Blue Data 1 Blue Data 0 (LSB)
Blue-pixel Data
Red-pixel Data Each red pixel's brightness data consists of these 8 bits pixel data.
Green-pixel Data Each green pixel's brightness data consists of these 8 bits pixel data.
Blue-pixel Data Each blue pixel's brightness data consists of these 8 bits pixel data.
The signal is used to strobe the pixel data and DE signals. All pixel data shall be valid at the falling edge when the DE signal is high.
RxCLKIN. When the signal is high, the pixel data shall be valid to be displayed.
B101EW05 V7 Document Version : 1.6 20 of 37
Page 21
6.3 Integration Interface Requirement
6.3.1 LVDS Connector Description
Physical interface is described as for the connector on module.
These connectors are capable of accommodating the following signals and will be following components.
Connector Name / Designation For Signal Connector
Manufacturer I-PEX or Compatible
Type / Part Number I-PEX 20455-040E-12R or Compatible
Mating Housing/Part Number IPEX 20453-040T-11or Compatible
6.3.2 LVDS Pin Assignment
LVDS is a differential signal technology for LCD interface and high speed data transfer device.
PIN# Signal Name Description
1 NC No Connection (Reserve)
2 VDD Power Supply +3.3V
3 VDD Power Supply +3.3V
4 VEDID EDID +3.3V Power
5 AGING Aging Mode Power Supply
www.jxlcd.com
6
7
8 Rin0- -LVDSdifferential data input(R0-R5,G0)
9 Rin0+ +LVDSdifferential data input(R0-R5,G0)
10 GND Ground
11 Rin1- -LVDSdifferential data input(G1-G5,B0-B1)
12 Rin1+ +LVDSdifferential data input(G1-G5,B0-B1)
13 GND Ground
14 Rin2- -LVDSdifferential data input(B2-B5,HS,VS,DE)
15 Rin2+ +LVDSdifferential data input(B2-B5,HS,VS,DE)
www.jxlcd.com
CLK_EDID EDID Clock Input (3.3V) note2
DAT_EDID EDID Data Input (3.3V) note2
16 GND Ground
17 ClkIN- -LVDSdifferential clock input
18 ClkIN+ +LVDSdifferential clock input
19 NC No Connection (Reserve)
20 Rin3- -LVDSdifferential data input(R6,R7,G6,G7,B6,B7)
21 Rin3+ +LVDSdifferential data input(R6,R7,G6,G7,B6,B7)
22 GND Ground–Shield
23 NC No Connection (Reserve)
24 GND Ground–Shield
25 NC No Connection (Reserve)
B101EW05 V7 Document Version : 1.6 21 of 37
Page 22
26 GND Ground–Shield
27 NC No Connection (Reserve)
28 GND Ground–Shield
29 NC No Connection (Reserve)
30 NC No Connection (Reserve)
31 VLED_GND LED Ground
32 VLED_GND LED Ground
33 VLED_GND LED Ground
34 NC No Connection (Reserve)
35 LED_PWM System PWM Logic Input Level
36 VLED_EN LED enable input level (5.0V)
37 DCR_EN DCR enable input level (5.0V)
38 VLED LED Power Supply (12V)
39 VLED LED Power Supply (12V)
40 VLED LED Power Supply (12V)
www.jxlcd.com
www.jxlcd.com
Pin 1
Connector
Pin 40
Note1: Input signals shall be low or High-impedance state when VDD is off.
B101EW05 V7 Document Version : 1.6 22 of 37
Page 23
6.4 LVDS Interface Timing
6.4.1 Timing Characteristics
Basically, interface timings should match the 1280x800 /60Hz manufacturing guide line timing.
Parameter Symbol Min. Typ. Max. Unit
Frame Rate --- --- 60 --- Hz
Clock frequency 1/ T
Clock
71.1 MHz
Vertical
Section
Horizontal
Section
Period TV 808 808 1023
Active TVD 800
Blanking TVB 8 8 223
Period TH 1340 1466 2047
Active THD 1280
Blanking THB 60 186 767
Note : DE mode only
6.4.2 Timing diagram
T
CLOCK
DOTCLK
www.jxlcd.com
www.jxlcd.com
Input
Data
Invaild
Data
DE
T
HB
DE
Input Timing Definition ( DE Mode)
Pixel
1
T
VB
Pixel
2
T
Pixel
3
T
HD
H
T
V
Pixel
N-1
T
VD
Pixel
N
T
Line
T
Clock
Invaild
Data
Pixel
1
B101EW05 V7 Document Version : 1.6 23 of 37
Page 24
6.5 Power ON/OFF Sequence
Power on/off sequence is as follows. Interface signals and LED on/off sequence are also shown in the chart. Signals from any system shall be Hi-Z state or low level when VDD is off
www.jxlcd.com
www.jxlcd.com
B101EW05 V7 Document Version : 1.6 24 of 37
Page 25
7. Panel Reliability Test
7.1 Vibration Test
Test Spec:
Test method: Non-Operation  Acceleration: 1.5 G  Frequency: 10 - 500Hz Random  Sweep: 30 Minutes each Axis (X, Y, Z)
7.2 Shock Test
Test Spec:
Test method: Non-Operation  Acceleration: 220 G , Half sine wave  Active time: 2 ms  Pulse: X,Y,Z .one time for each side
7.3 Reliability Test
www.jxlcd.com
www.jxlcd.com
B101EW05 V7 Document Version : 1.6 25 of 37
Page 26
www.jxlcd.com
www.jxlcd.com
Note 1:
About High temperature / Humidity (Non-OP) -- +60 , 90%RH, 240 hours
Verification results by AUO:
(1). T200 check: NO P mura, and all pass test criteria.
(2). T240 check: P mura occurred, but NON-visible after 3hrs re-check
Note 2:
B101EW05 V7 Document Version : 1.6 26 of 37
Page 27
www.jxlcd.com
www.jxlcd.com
B101EW05 V7 Document Version : 1.6 27 of 37
Page 28
Note.3
www.jxlcd.com
www.jxlcd.com
B101EW05 V7 Document Version : 1.6 28 of 37
Page 29
8. Mechanical Characteristics
8.1 LCM Outline Dimension
8.1.1 Standard Front View
www.jxlcd.com
www.jxlcd.com
B101EW05 V7 Document Version : 1.6 29 of 37
Page 30
www.jxlcd.com
www.jxlcd.com
B101EW05 V7 Document Version : 1.6 30 of 37
Page 31
8.1.2 Standard Rear View & Key components remark and remind
Prevention damage the IC, connector, Capacitor…., we recommend your design (Ex: cable, rib,
hardness parts) far away those section those have remarked at this
www.jxlcd.com
www.jxlcd.com
Note: Prevention IC damage, IC positions not allowed any overlap over these areas.
B101EW05 V7 Document Version : 1.6 31 of 37
Page 32
9. Shipping and Package
9.1 Shipping and carton Label Format
Shipping label
Carton lable
www.jxlcd.com
www.jxlcd.com
B101EW05 V7 Document Version : 1.6 32 of 37
Page 33
9.2 Carton Package
The outside dimension of carton is 445 (L)mm x 283 (W)mm x 373 (H)mm
9.3 Shipping Package of Palletizing Sequence
www.jxlcd.com
www.jxlcd.com
B101EW05 V7 Document Version : 1.6 33 of 37
Page 34
10. Appendix
10.1 EDID Description
Address FUNCTION Value Value Value Note
HEX HEX BIN DEC
00 Header 00 00000000 0
01 FF 11111111 255
02 FF 11111111 255
03 FF 11111111 255
04 FF 11111111 255
05 FF 11111111 255
06 FF 11111111 255
07 00 00000000 0
08 EISA Manuf. Code LSB 06 00000110 6
09 Compressed ASCII AF 10101111 175
0A
0B
0C 32-bit ser # 00 00000000 0
0D 00 00000000 0
0E 00 00000000 0
0F 00 00000000 0
10 Week of manufacture 08 00001000 8
11 Year of manufacture 15 00010101 21
12 EDID Structure Ver. 01 00000001 1
13 EDID revision # 04 00000100 4
14
15
16
17
18
19
1A
1B
1C Red y/ highER 8 bits 56 01010110 86
1D Green x 53 01010011 83
1E Green y 8D 10001101 141
1F Blue x 27 00100111 39
20 Blue y 20 00100000 32
21 White x 4F 01001111 79
22 White y 52 01010010 82
23 Established timing 1 00 00000000 0
24 Established timing 2 00 00000000 0
25 Established timing 3 00 00000000 0
26 Standard timing #1 01 00000001 1
27 01 00000001 1
28 Standard timing #2 01 00000001 1
29 01 00000001 1
2A Standard timing #3 01 00000001 1
2B 01 00000001 1
B101EW05 V7 Document Version : 1.6 34 of 37
Video input def. (digital I/P, non-TMDS, CRGB)
www.jxlcd.com
www.jxlcd.com
Max H image size (rounded to cm)
Max V image size (rounded to cm)
Display Gamma (=(gamma*100)-100)
Feature support (no DPMS, Active OFF, RGB, tmg Blk#1)
Red/green low bits (Lower 2:2:2:2 bits)
Blue/white low bits (Lower 2:2:2:2 bits)
Product Code
hex, LSB first
Red x (Upper 8 bits)
D4 11010100 212
57 01010111 87
A0 10100000 160
16 00010110 22
0E 00001110 14
96 10010110 150
02 00000010 2
C0 11000000 192
34 00110100 52
93 10010011 147
Page 35
2C Standard timing #4 01 00000001 1
2D 01 00000001 1
2E Standard timing #5 01 00000001 1
2F 01 00000001 1
30 Standard timing #6 01 00000001 1
31 01 00000001 1
32 Standard timing #7 01 00000001 1
33 01 00000001 1
34 Standard timing #8 01 00000001 1
35 01 00000001 1
36 Pixel Clock/10000 LSB 46 01000110 70
37 Pixel Clock/10000 USB 1B 00011011 27
Horz active Lower 8bits
38
Horz blanking Lower 8bits
39
3A
3B
3C
3D
3E
4A 00 00000000 0
4B 0F 00001111 15
4C 00 00000000 0
4D 00 00000000 0
4E 00 00000000 0
5A Detailed timing/monitor 00 00000000 0
5B descriptor #3 00 00000000 0
HorzAct:HorzBlnk Upper 4:4 bits
Vertical Active Lower 8bits
Vertical Blanking Lower 8bits
Vert Act : Vertical Blanking (upper 4:4 bit)
HorzSync. Offset
3F
40
41
42
43
44
45
46
47
48 Detailed timing/monitor 00 00000000 0
49 descriptor #2 00 00000000 0
4F 00 00000000 0
50 00 00000000 0
51 00 00000000 0
52 00 00000000 0
53 00 00000000 0
54 00 00000000 0
55 00 00000000 0
56 00 00000000 0
57 00 00000000 0
58 00 00000000 0
59 20 00100000 32
HorzSync.Width
VertSync.Offset : VertSync.Width
Horz&Vert Sync Offset/Width Upper 2bits
Horizontal Image Size Lower 8bits
Vertical Image Size Lower 8bits
Horizontal & Vertical Image Size (upper 4:4 bits)
Horizontal Border (zero for internal LCD)
www.jxlcd.com
www.jxlcd.com
Vertical Border (zero for internal LCD)
Signal (non-intr, norm, no stero, sep sync, neg pol)
00 00000000 0
A0 10100000 160
50 01010000 80
20 00100000 32
08 00001000 8
30 00110000 48
08 00001000 8
0A 00001010 10
31 00110001 49
00 00000000 0
D8 11011000 216
87 10000111 135
00 00000000 0
00 00000000 0
00 00000000 0
18 00011000 24
B101EW05 V7 Document Version : 1.6 35 of 37
Page 36
5C 00 00000000 0
5D FE 11111110 254
5E 00 00000000 0
5F Manufacture 41 01000001 65 A
60 Manufacture 55 01010101 85 U
61 Manufacture 4F 01001111 79 O
62 0A 00001010 10
63 20 00100000 32
64 20 00100000 32
65 20 00100000 32
66 20 00100000 32
67 20 00100000 32
68 20 00100000 32
69 20 00100000 32
6A 20 00100000 32
6B 20 00100000 32
6C Detailed timing/monitor 00 00000000 0
6D descriptor #4 00 00000000 0
6E 00 00000000 0
6F FE 11111110 254
70 00 00000000 0
71 Manufacture P/N 42 01000010 66 B
72 Manufacture P/N 31 00110001 49 1
73 Manufacture P/N 30 00110000 48 0
74 Manufacture P/N 31 00110001 49 1
75 Manufacture P/N 45 01000101 69 E
76 Manufacture P/N 57 01010111 87 W
77 Manufacture P/N 30 00110000 48 0
78 Manufacture P/N 35 00110101 53 5
79 Manufacture P/N 20 00100000 32
7A Manufacture P/N 56 01010110 86 V
7B Manufacture P/N 37 00110111 55 7
7C 20 00100000 32
7D 0A 00001010 10
7E Extension Flag 00 00000000 0
7F Checksum C2 10101010 170
www.jxlcd.com
www.jxlcd.com
B101EW05 V7 Document Version : 1.6 36 of 37
Page 37
11.1 Precaution
www.jxlcd.com
www.jxlcd.com
B101EW05 V7 Document Version : 1.6 37 of 37
Loading...