Product Specification
) Preliminary Specification
AU OPTRONICS CORPORATION
( V
( ) Final Specification
Module 15” XGA TFT-LCD Semi-Module
Model Name A150XN01 V0
A150XN01 V0
Customer Date
www.jxlcd.com
www.jxlcd.com
Approved by
Checked &
Approved by
FY Gan
Prepared by Date
Joyce Kuo
Date
03/18/2008
03/18/2008
Note: This Specification is subject to change without
notice.
Audio-Video Display Business Unit /
AU Optronics corporation
AUO Confidential For Eric Tseng Internal Use Only / 2009/8/17
document version 0.3 1/23
Product Specification
AU OPTRONICS CORPORATION
A150XN01 V0
Contents
Handling Precautions ......................................................................................................................4
2. General Description.....................................................................................................................5
2.1 Display Characteristics ........................................................................................................................ 5
3. Functional Block Diagram...........................................................................................................8
4. Absolute Maximum Ratings........................................................................................................ 9
4.1 Absolute Ratings of TFT LCD Module ............................................................................................... 9
4.2 Absolute Ratings of Backlight Unit ..................................................................................................... 9
4.3 Absolute Ratings of Environment ......................................................................................................10
5. Electrical characteristics ..........................................................................................................11
5.1 TFT LCD Module ............................................................................................................................. 11
6. Signal Characteristic .................................................................................................................13
6.1 Pixel Format Image ........................................................................................................................... 13
6.2 The Input Data Format ...................................................................................................................... 14
6.4 Interface Timing................................................................................................................................. 16
6.5 Color Input Data Reference ............................................................................................................... 18
6.6 Power ON/OFF Sequence................................................................................................................. 19
7. Connector & Pin Assignment ...................................................................................................20
7.1 TFT LCD Module .............................................................................................................................20
8. Reliability Test............................................................................................................................21
9. Outline Drawing..........................................................................................................................22
10. Packing Form............................................................................................................................23
www.jxlcd.com
www.jxlcd.com
AUO Confidential For Eric Tseng Internal Use Only / 2009/8/17
document version 0.3 2/23
Product Specification
2.1 Cell transmittance, Power consumption,
4.3 Absolute Ratings of Environment TOP, TST
2.1 Cell transmittance: (8.8), Power consumption:
4.3 Absolute Ratings of Environment TOP 65C,
CM:
A150XN01 V0
AU OPTRONICS CORPORATION
Record of Revision
Version and Date Page
0.1 2007/04/19 All First Draft All
9
0.2 2007/04/25
18
5
6
10
0.3 2007/09/27
11
12
22
23
4.1 Absolute Ratings of TFT LCD module:
Logic LCD drive voltage VDD 0.3(min),
3.6(Max)
--
Weight : TBD
2.2 Cell transmittance: TBD
TBD
5.1.1 IDD, Irush, PDD TBD
5.1.2 VID, VICM spec
9. Outline Drawing
10. Packing Form
Old description New Description
4.1 Absolute Ratings of TFT LCD module: Logic
LCD drive voltage VDD -0.3(min), 4.0(Max)
Add 6.5 Color Input Data Reference
2.5, Weight: 315
2.2 Cell transmittance: (8.8)
TST 80C
5.1.1 IDD: 750, Irush:930, PDD: 2.5
5.1.2 VID: 250(min), 350(typ), 450(Max). VI
1.0(min), 1.25(typ), 2(Max)
9. Update Outline Drawing
10. Update Packing Form
0.4 2008/02/27 22 9. outline drawing 9. update outline drawing
www.jxlcd.com
11
www.jxlcd.com
0.5 2008/03/18
0.6 2008/ 6
12,13
VDD current =750mA
---
Transmittance min.: NA Transmittance min.: 7.8%
Updated VDD current =600mA
Add LVDS Setup/Hold time
Add Cycle Jitter
Add Clock Cycle Rate of Change
AUO Confidential For Eric Tseng Internal Use Only / 2009/8/17
document version 0.3 3/23
Product Specification
AU OPTRONICS CORPORATION
A150XN01 V0
Handling Precautions
1) Since front polarizer is easily damaged, pay attention not to scratch it.
2) Be sure to turn off power supply when inserting or disconnecting from input connector.
3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when
handling.
7) Do not open or modify the Module Assembly.
8) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface
Connector of the TFT Module.
9) After installation of the TFT Module into an enclosure, do not twist nor bend the TFT Module even
momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting
forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
www.jxlcd.com
www.jxlcd.com
AUO Confidential For Eric Tseng Internal Use Only / 2009/8/17
document version 0.3 4/23
Product Specification
RoHS Compliance
AU OPTRONICS CORPORATION
A150XN01 V0
2. General Description
This specification applies to the 15 inch Color TFT-LCD Semi-Module A150XN01 V0
The display supports the XGA (1024(H) x 768(V)) screen format and 16.2M colors. All input signals are 1 Channel LVDS
interface compatible.
This module does not contain the backlight.
.
2.1 Display Characteristics
The following items are characteristics summary on the table under 25 ℃ condition:
Items Unit Specifications
Active Area [mm]
Pixels H x V
Pixel Pitch [mm]
Pixel Arrangement
Display Mode
Cell Transmittance [%] (8.8)
Contrast Ratio 500:1
Optical ResponseTime [msec] 12 (Typ, on/off)
Nominal Input Voltage VDD [Volt] +3.3 (Typ)
Power Consumption(Black Pattern) [Watt] 2.5 (Typ)
www.jxlcd.com
Weight [Grams] 315 (Typ)
Physical Size (H x V x D) [mm] 316.23(W) x 242.55(H) x 1.9(D) (Typ)
www.jxlcd.com
304.128 (H) x 228.096
1024(x3) x 768
0.297 (per one triad) x 0.297
R.G.B. Vertical Stripe
TN mode, Normally White
Electrical Interface one Channel LVDS
Surface Treatment Glare type, Hardness 3H
Support Colors 16.2M colors (RGB 6-bits+FRC)
RoHS Compliance
AUO Confidential For Eric Tseng Internal Use Only / 2009/8/17
document version 0.3 5/23
Product Specification
AU OPTRONICS CORPORATION
A150XN01 V0
2.2 Optical Characteristics
The optical characteristics are measured under stable conditions at 25℃ (Room Temperature):
Item Unit Conditions Min. Typ. Max. Note
Viewing Angle [degree]
Horizontal (Right)
CR > 10 (Left)
Vertical (Up)
CR > 10 (Down)
80
80
80
80
1
-
Optical Response Time [msec] Rising + Falling
[%
]
White x
White y
(7.8) (8.8) - 2
Color / Chromaticity
Coordinates
(CIE 1931)
Cell Transmittance
(At CCFL= mA)
Contrast Ratio 500:1 - 4
Optical Equipment: BM-5A, BM-7, PR880, or equivalent
Note 1: Definition of viewing angle
Viewing angle is the measurement of contrast ratio ≧10, at the screen center, over a 180° horizontal and 180°
vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° (θ)
horizontal left and right and 90° (Φ) vertical, high (up) and low (down). The measurement direction is typically
perpendicular to the display surface with the screen rotated about its center to develop the desired measurement
viewing angle.
www.jxlcd.com
www.jxlcd.com
12
0.310
0.330
3
2
Note 2: Measurement method
The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change
document version 0.3 6/23
AUO Confidential For Eric Tseng Internal Use Only / 2009/8/17
Product Specification
TFT-LCD Module
LCD Panel
AU OPTRONICS CORPORATION
during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight
for 30 minutes in a stable, windless and dark room. Based on backlight chromaticity (Wx:0.30, Wy:0.31), backlight
luminance 3600nit.
A150XN01 V0
Photo detector
Field=2°
50 cm
www.jxlcd.com
Note 3: Definition of response time:
The output signals of photo detector are measured when the input signals are changed from “Full Black” to “Full
White” (rising time), and from “Full White” to “Full Black” (falling time), respectively. The response time is interval
between the 10% and 90% of amplitudes. Please refer to the figure as below.
www.jxlcd.com
Center of the screen
document version 0.3 7/23
AUO Confidential For Eric Tseng Internal Use Only / 2009/8/17
Product Specification
Connector
LVDS
I/F + X
-
PCB
Y
-
Driver IC
AU OPTRONICS CORPORATION
A150XN01 V0
3. Functional Block Diagram
The following diagram shows the functional block of the 15.0 inches wide Color TFT-LCD Module:
+3.3V
DC/DC
Converter
www.jxlcd.com
www.jxlcd.com
AUO ASIC
LVDS
Receiver
Timing
Controller
Gamma
Correction
G1
TFT-LCD
1024(x3) x 768
Pixels
G768
D1 D3072
AUO Confidential For Eric Tseng Internal Use Only / 2009/8/17
document version 0.3 8/23
Product Specification
AU OPTRONICS CORPORATION
4. Absolute Maximum Ratings
Absolute maximum ratings of the module is as following:
4.1 Absolute Ratings of TFT LCD Module
Item Symbol Min. Max. Unit Conditions
Logic/LCD Drive Voltage VDD -0.3 +4.0 [Volt] Note 1,2
4.2 Absolute Ratings of Backlight Unit
Item Symbol Min. Max. Unit Conditions
A150XN01 V0
CCFL Current ICFL - 8.5 [mA] rms Note 1,2
www.jxlcd.com
www.jxlcd.com
AUO Confidential For Eric Tseng Internal Use Only / 2009/8/17
document version 0.3 9/23
Product Specification
AU OPTRONICS CORPORATION
4.3 Absolute Ratings of Environment
Item Symbol Min. Max. Unit Conditions
Operating Temperature TOP 0 65 [oC]
A150XN01 V0
Operating Humidity HOP 8 90 [%RH]
Storage Temperature TST -20 80 [oC]
Storage Humidity HST 8 90 [%RH]
Note 1: With in Ta= 25℃
Note 2: Permanent damage to the device may occur if exceed maximum values
Note 3: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).
www.jxlcd.com
www.jxlcd.com
Note 3
AUO Confidential For Eric Tseng Internal Use Only / 2009/8/17
document version 0.3 10/23
Product Specification
90%
10%
Vi
n rising time
0V
3.3V
470 us
+3.3V
A150XN01 V0
AU OPTRONICS CORPORATION
5. Electrical characteristics
5.1 TFT LCD Module
5.1.1 Power Specification
Input power specifications are as follows:
Symble Parameter Min. Typ. Max. Unit Condition
VDD
Logic/LCD Drive
Voltage
IDD VDD current - 600 - [mA]
3.0 3.3 3.6 [Volt] ±10%
Vin=3.3V , Black Pattern,
at 60Hz
Irush LCD Inrush Current - 930 - [mA] Vin rising time = 470us
PDD VDD Power
2.5 - [Watt]
Vin=3.3V , Black Pattern,
at 60Hz
Note: Measurement conditions:
www.jxlcd.com
www.jxlcd.com
(High to Low)
Control Signal
SW
+12.0V
+5.0V
R1
47K
R2
1K
D6
D5
D2 S
D1
G
C3
Q3
AO6402
D2SD1D5
G
D6
Q3
AO6402
F1
(LCD Module Input)
C1
1uF/16V
VCC
C2
1uF/25V
VR1
47K
0.01uF/25V
document version 0.3 11/23
AUO Confidential For Eric Tseng Internal Use Only / 2009/8/17
Product Specification
VSS
VICM
VTL
VTH
AU OPTRONICS CORPORATION
5.1.2 Signal Electrical Characteristics
Input signals shall be low or Hi-Z state when Vin is off
It is recommended to refer the specifications of SN75LVDS82DGG (Texas Instruments) in detail.
Each signal characteristics are as follows;
Symbol Parameter Min Typ Max Units Condition
A150XN01 V0
VTH
VTL
│VID│
VICM
tsu Data setup time 400 -- -- ps
thd Data hold time 400 -- -- ps
Tcj1 Cycle Jitter -- -- 250 ps
Differential Input High
Threshold
Differential Input
Low Threshold
Input Differential
Voltage
Differential Input
Common Mode
Voltage
www.jxlcd.com
www.jxlcd.com
- - 100 [mV]
-100 - - [mV]
250 350 450 [mV] Note1
1.0 1.25 2 [V]
VICM = 1.2V
Note1
VICM = 1.2V
Note1
VTH/VTL = ± 100mV
Note1
VDD=3.3±0.3V , TOP=-10~85 oC
Tclk =15ns , Vcm=1.25V
Note2
VDD=3.3±0.3V , TOP=-10~85 oC
Tclk =15ns , Vcm=1.25V
Note2
Tcj2
Note1: LVDS Signal Waveform
Clock Cycle Rate of
Change
AUO Confidential For Eric Tseng Internal Use Only / 2009/8/17
-- -- 20 ps/cycle
｜｜｜｜VID ︱︱︱︱
document version 0.3 12/23
Product Specification
AU OPTRONICS CORPORATION
Note2: LVDS Input Signal For Timing Specification
6. Signal Characteristic
6.1 Pixel Format Image
Following figure shows the relationship of the input signals and LCD pixel format.
A150XN01 V0
www.jxlcd.com
www.jxlcd.com
document version 0.3 13/23
AUO Confidential For Eric Tseng Internal Use Only / 2009/8/17
6.2 The Input Data Format
CLKIN+
CLKIN-
Product Specification
AU OPTRONICS CORPORATION
A150XN01 V0
RIN0 +/-
RIN1 +/-
RIN2 +/-
RIN3 +/-
OG0 OR5 OR4 OR3 OR2 OR1 OR0
DE VS HS
Rsvd
Note1: Please follow PSWG.
Note2: 8-bit in
Note3:
R/G/B data 7:MSB, R/G/B data 0:LSB
www.jxlcd.com
www.jxlcd.com
OB0 OG3OG4 OG1OG2OB1 OG5
OB5 OB3OB4 OB2
Current Cycle
OR7OB7 OR6OB6 OG7 OG6
AUO Confidential For Eric Tseng Internal Use Only / 2009/8/17
document version 0.3 14/23
Product Specification
AU OPTRONICS CORPORATION
A150XN01 V0
6.3 Signal Description
The module using a pair of LVDS receiver SN75LVDS82(Texas Instruments) or compatible. LVDS is a differential signal
technology for LCD interface and high speed data transfer device. Transmitter shall be SN75LVDS83(negative edge sampling)
or compatible. The first LVDS port(RxOxxx) transmits odd pixels while the second LVDS port(RxExxx) transmits even pixels.
DF14A-20P-1.25H (HIROSE)
Pin No. Symbol Description
1 VDD Power Supply, 3.3V (typical)
2 VDD Power Supply, 3.3V (typical)
3 VSS Ground
4 VSS Ground
5 Rin0- - LVDS differential data input (R0-R5, G0)
6 Rin0+ + LVDS differential data input (R0-R5, G0)
7 VSS Ground
8 Rin1- - LVDS differential data input (G1-G5, B0-B1)
9 Rin1+ + LVDS differential data input (G1-G5, B0-B1)
10 VSS Ground
11 Rin2- - LVDS differential data input (B2-B5, HS, VS, DE)
12 Rin2+ + LVDS differential data input (B2-B5, HS, VS, DE)
13 VSS Ground
14 ClkIN- - LVDS differential clock input
15 ClkIN+ + LVDS differential clock input
16 VSS Ground
17 Rin3- - LVDS differential data input (R6-R7, G6-G7,B6-B7)
18 Rin3+ - LVDS differential data input (R6-R7, G6-G7,B6-B7)
19 VSS Ground
20 VSS Ground
www.jxlcd.com
www.jxlcd.com
AUO Confidential For Eric Tseng Internal Use Only / 2009/8/17
document version 0.3 15/23
Product Specification
AU OPTRONICS CORPORATION
6.4 Interface Timing
6.4.1 Timing Characteristics
Signal Item Symbol Min Typ Max Unit
Clock Timing
Hsync Timing
Vsync Timing
Note: DE mode only
Note: Typical value refer to VESA STANDARD
AUO Confidential For Eric Tseng Internal Use Only / 2009/8/17
Clock frequency Tclk 50 65 81 MHz
Horizontal active Tdisp(h) 1024 1024 1024 Tclk
Horizontal blanking Tblk(h) 30 320 1024 Tclk
Horizontal period Th 1054 1344 2048 Tck
Vertical active Tdisp(v) 768 768 768 Th
Vertical blanking Tblk(v) 8 38 256 Th
Vertical period Tv 776 806 1024 Th
www.jxlcd.com
www.jxlcd.com
A150XN01 V0
document version 0.3 16/23
6.4.2 Timing Digram
Product Specification
AU OPTRONICS CORPORATION
A150XN01 V0
www.jxlcd.com
www.jxlcd.com
AUO Confidential For Eric Tseng Internal Use Only / 2009/8/17
document version 0.3 17/23
Product Specification
AU OPTRONICS CORPORATION
6.5 Color Input Data Reference
A150XN01 V0
Color Data Reference
www.jxlcd.com
www.jxlcd.com
document version 0.3 18/23
AUO Confidential For Eric Tseng Internal Use Only / 2009/8/17
Product Specification
T5
T2
T1
T6
AU OPTRONICS CORPORATION
A150XN01 V0
6.6 Power ON/OFF Sequence
Vin power and lamp on/off sequence is as follows. Interface signals are also shown in the chart. Signals from any system
shall be Hi-Z state or low level when Vin is off.
VALID
DATA
90%
10%
T7
T4
Power Supply VDD
LVDS Signal
Backlight On
90%
10%
T3
www.jxlcd.com
www.jxlcd.com
Power Sequence Timing
Parameter
Unit
Min. Typ. Max.
Value
T1 0.5 - 10 [ms]
T2 30 40 50 [ms]
T3 200 - - [ms]
T4 100 - - [ms]
T5 0 16 50 [ms]
T6 - - 10 [ms]
T7 1000 - - [ms]
AUO Confidential For Eric Tseng Internal Use Only / 2009/8/17
document version 0.3 19/23
Product Specification
AU OPTRONICS CORPORATION
A150XN01 V0
7. Connector & Pin Assignment
Physical interface is described as for the connector on module.These connectors are capable of accommodating
the following signals and will be following components.
7.1 TFT LCD Module
7.1.1 Connector
Connector Name / Designation Interface Connector / Interface card
Manufacturer HIROSE
Type Part Number HRS DF14A-20P-1.25H(56)
7.1.2 Pin Assignment
Pin# Signal Name Pin# Signal Name
1
3
5
7
9
11
13
15
17
19
VDD
VSS
Rin0-
VSS
Rin1+
Rin2-
www.jxlcd.com
VSS
ClkIN+
Rin3-
VSS
www.jxlcd.com
2 VDD
4 VSS
6
8 Rin1-
10 VSS
12 Rin2+
14
16 VSS
18 Rin3+
20 VSS
Rin0+
ClkIN-
AUO Confidential For Eric Tseng Internal Use Only / 2009/8/17
document version 0.3 20/23
Product Specification
AU OPTRONICS CORPORATION
8. Reliability Test
Environment test conditions are listed as following table.
Items Required Condition
Temperature Humidity Bias (THB) Ta= 50 , ℃ 80%RH, 240hours
A150XN01 V0
Note
High Temperature Operation (HTO) Ta= 65℃, 240hours
Low Temperature Operation (LTO) Ta= 0℃, 240hours
High Temperature Storage (HTS) Ta= 80℃, 240hours
Low Temperature Storage (LTS) Ta= -10℃, 240hours
Drop Test Height: 60 cm, package test
Thermal Shock Test (TST) -10 /℃ 30min, 80 /℃ 30min, 100 cycles
Contact Discharge: ± 8KV, 150pF(330Ω ) 1sec,
8 points, 25 times/ point.
ESD (Electro Static Discharge)
Air Discharge: ± 15KV, 150pF(330Ω ) 1sec
8 points, 25 times/ point.
Note 1: The TFT-LCD module will not sustain damage after being subjected to 100 cycles of rapid temperature
change. A cycle of rapid temperature change consists of varying the temperature from -10℃ to 80℃, and
back again. Power is not applied during the test. After temperature cycling, the unit is placed in normal
room ambient for at least 4 hours before power on.
Note 2: According to EN61000-4-2 , ESD class B: Some performance degradation allowed. No data lost.
Self-recoverable. No hardware failures.
www.jxlcd.com
www.jxlcd.com
1
2
AUO Confidential For Eric Tseng Internal Use Only / 2009/8/17
document version 0.3 21/23
9. Outline Drawing
Product Specification
AU OPTRONICS CORPORATION
X4X3X2X1 X5
A150XN01 V0
Detail F
www.jxlcd.com
www.jxlcd.com
AUO Confidential For Eric Tseng Internal Use Only / 2009/8/17
document version 0.3 22/23
.
10. Packing Form
Product Specification
AU OPTRONICS CORPORATION
A150XN01 V0
www.jxlcd.com
www.jxlcd.com
AUO Confidential For Eric Tseng Internal Use Only / 2009/8/17
document version 0.3 23/23
Loading...