Tot al pages
(
) Final Specification
Versio n
Date 2008 /5/16
Product Specification
10.1 〞〞〞〞 color TFT-LCD module
MODEL NAME: A 101VW01 V1
3
24
www.jxlcd.com
www.jxlcd.com
( ◆ ) Preliminary Specification
Note : The con t e nt of t h i s
AUO Confidential For KINYOUNG Internal Use Only / 2009/2/4
spec i f icat i o n is subj e c t to
chan g e .
© 200 7 AU O ptro n i cs
A l l Righ t s Res e r ved,
D o Not C o p y.
Record of Revision
Version Revise Date Page
0 28/Nov./2007
1 31/Jan/2008 4.5 Parameter of pin assignment
6 Operation condition and pin assignment note
7.8 Values of IGL.AVDD.VIH.VIL
8 Drawing updated
10-14 Timing drawing update
22 Gamma Circuit update.
2 14/Apr/2008 14 To correct white chromaticity. Y min=0.29->0.28, max=0.39->0.38
3 16/5/2008 14-15 To add luminance uniformity specification
First draft.
0
Content
www.jxlcd.com
www.jxlcd.com
AUO Confidential For KINYOUNG Internal Use Only / 2009/2/4
Model no. : A101VW01 V1
Version : 3
Contents:
A. Physical specification… . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Page : 1/22
P3
B. Electrical specifications… . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
1. Pin Assignment… . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2 . Absolute maximum ratings… . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3 . Electrical ch a r a c t e r i s t i c s … . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
a . Typical operating condition s ( G N D = AVSS=0V). . . . . . . . . . . . . . . . . . .
b . Current consumption conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
c . Backlight driving conditions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
4 . AC Ti m i n g . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
a . Digital Signal AC Characteristic. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
www.jxlcd.com
www.jxlcd.com
P4
P4
P7
P7
P7
P8
P8
P9
P9
b . Operation Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
c . Horizontal timing. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
d . Vert ical shift timi ng. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
e . Ver tical timin g . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
C. Optical specifications… . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
D. Reliability test items… . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
E. Packing form… . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
AUO Confidential For KINYOUNG Internal Use Only / 2009/2/4
P10
P11
P12
P13
P14
P16
P17
ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PAPER SHALL NOT BE REPRODUCED, COPIED,
OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.
Appendix:
Fig.1 Outline dimension of TFT-LCD module (Front Side)
Model no. : A101VW01 V1
Version : 3
Page : 2/22
P18
Fig.2 Outline dimension of TFT-LCD module (Rear Side)
Fig. 3 Powe r On s equen ce
Fig. 4 Pow e r Off seq uence
Fig. 5 Reference Ga m m a Voltage
P19
P20
P21
P22
www.jxlcd.com
www.jxlcd.com
ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PAPER SHALL NOT BE REPRODUCED, COPIED,
OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.
AUO Confidential For KINYOUNG Internal Use Only / 2009/2/4
Model no. : A101VW01 V1
R G B
B R G B
……
Version : 3
Page : 3/22
A. Physical specifications
NO. Item Specification Remark
1 Display resolution (dot) 800 RGB (W) x 480(H)
2 Active area (mm) 219.6(W) x 131.76(H)
3 Screen size (inch) 10.1(Diagonal)
4 Pixel pitch (mm) 0.2745(W) x 0.2745(H)
5 Color configuration R. G. B. stripe Note 1
6 Overall dimension (mm) 235(W) x 145.9(H) x 5.4(D) Note 2
7 Weight (g) 293
8 Surface treatment Anti-Glare
9
Backlight unit
Note 1: Below figure shows the dot stripe arrangement.
Note 2: Refer to Fig.1 and Fig.2
R G B
R G B
……
www.jxlcd.com
www.jxlcd.com
( 1 2 3….……… ………..……………. 2398 2399 2400)
……………………………
……………………………
LED(24pcs)
( 1…………...……………..480 )
……………
R G
ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PAPER SHALL NOT BE REPRODUCED, COPIED,
OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.
AUO Confidential For KINYOUNG Internal Use Only / 2009/2/4
B. Electrical specifications
1. Pin assignment (suggest connector - Hirose FH12-30S-0.5SH)
Pin no
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
AUO Confidential For KINYOUNG Internal Use Only / 2009/2/4
Symbol I/O Description Remark
POL
STVD
OE
CKV
STVU
GND
EDGSL
VCC
V9
VGL
V2
VGH
www.jxlcd.com
V6
www.jxlcd.com
U/D
VCOM
GND
AVDD
V14
V11
V8
V5
V3
GND
R5
R4
R3
R2
R1
R0
GND
I Polarity selection Note 3
I/O Vertical start pulse signal input or output Note 1
Output enable. active low. The gate driver outputs are disable when OEV
I
= “H”.
I Vertical clock
I/O Vertical start pulse signal input or output Note 1
P Power ground
Select raising edge or raising/falling edge
When EDGSL = "0", Latching source data onto the line latches at the
I
rising edge.
When EDGSL = "1", Latching source data onto the line latches at the
rising edge and falling edge.
P Digital voltage for source driver
I Gamma voltage level 9
P TFT low voltage
I Gamma voltage level 2
P TFT high voltage
I Gamma voltage level 6
I Up/down selection Note 1
I Common voltage
P Power ground
P Analog voltage
I Gamma voltage level 14
I Gamma voltage level 11
I Gamma voltage level 8
I Gamma voltage level 5
I Gamma voltage level 3
P Power ground
I Red data(MSB)
I Red data
I Red data
I Red data
I Red data
I Red data(LSB)
P Power ground
Model no. : A101VW01 V1
Version : 3
Page : 4/22
Page 9.10
ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PAPER SHALL NOT BE REPRODUCED, COPIED,
OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.
Model no. : A101VW01 V1
Version : 3
Pin no
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
Symbol I/O Description Remark
GND
G5
G4
G3
G2
G1
G0
DIO2
INV
GND
DCLK
VCC
DIO1
LD
B5
B4
B3
B2
www.jxlcd.com
B1
www.jxlcd.com
B0
R/L
V1
V4
V7
V10
V12
V13
AVDD
GND
VCOM
P Power ground
I Green data (MSB)
I Green data
I Green data
I Green data
I Green data
I Green data (LSB)
I/O Horizontal start pulse signal input or output Note 1
Control Whether RGB data are inverted or not
I
When “INV” = 1 these data will be inverted. Ex. “00””3F”, “07””38”,
and so on.
P Power ground
I Pixel clock
P Voltage for digital circuit
I/O Horizontal start pulse signal input or output Note 1
I Latches the polarity of outputs and switches the new data to outputs Note 2
I Blue data (MSB)
I Blue data
I Blue data
I Blue data
I Blue data
I Blue data (LSB)
I Right/ left selection Note 1
I Gamma voltage level 1
I Gamma voltage level 4
I Gamma voltage level 7
I Gamma voltage level 10
I Gamma voltage level 12
I Gamma voltage level 13
P Analog voltage
P Power ground
I Common voltage
I: Input. O: Output. P: Power※ .
Page : 5/22
AUO Confidential For KINYOUNG Internal Use Only / 2009/2/4
ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PAPER SHALL NOT BE REPRODUCED, COPIED,
OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.
R/L=‘H’
Note 1:
Model no. : A101VW01 V1
Version : 3
Page : 6/22
( 1 2 3….……… ………..……………. 798 799 800)
( 1…………...……………..480 )
Pin 1 Pin 60
U/D=‘L’
U/D=‘H’
R/L=‘L’
www.jxlcd.com
www.jxlcd.com
Note 2: LD
Latches the polarity of outputs and switches the new data to outputs.
1. At the rising edge, latches the “POL” signal to control the polarity of the outputs.
2. The pin also controls the switch of the line registers that switches the new incoming data to outputs.
Note 3: POL
“POL” value is latched at the rising edge of “LD” to control the polarity of the even or odd outputs.
POL=1: Even outputs range from V1 ~ V7, and Odd outputs range from V8 ~ V14
U/D STVU STVD Direction
L Input Output UD
H Output Input DU
R/L DIO1 DIO2 Direction
H Input Output LR
L Output Input RL
POL=0: Even outputs range from V8 ~ V14, and Odd outputs range from V1 ~ V7
AUO Confidential For KINYOUNG Internal Use Only / 2009/2/4
ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PAPER SHALL NOT BE REPRODUCED, COPIED,
OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.
Loading...