AU OPTRONICS A101SW01-V0 SPECIFICATION

CUSTOMER APPROVAL SHEET
CUSTOMER APPROVAL SHEET
CUSTOMER APPROVAL SHEETCUSTOMER APPROVAL SHEET
Company Name
Company Name
Company NameCompany Name
MODEL
MODEL A101SW01 V0
MODELMODEL
CUSTOMER
CUSTOMER
CUSTOMER CUSTOMER
APPROVED
APPROVED
APPROVEDAPPROVED
APPROVAL FOR SPECIFICATIONS ONLY (Spec. Ver.
APPROVAL FOR SPECIFICATIONS ONLY (Spec. Ver. 0.3
APPROVAL FOR SPECIFICATIONS ONLY (Spec. Ver.APPROVAL FOR SPECIFICATIONS ONLY (Spec. Ver.
www.jxlcd.com
www.jxlcd.com
APPROVAL FOR SPECIFICATIONS AND ES SAMPLE (Spec. Ver.
APPROVAL FOR SPECIFICATIONS AND ES SAMPLE (Spec. Ver. 0.3
APPROVAL FOR SPECIFICATIONS AND ES SAMPLE (Spec. Ver.APPROVAL FOR SPECIFICATIONS AND ES SAMPLE (Spec. Ver.
APPROVAL FOR SPECIFICATIONS AND CS SAMPLE (
APPROVAL FOR SPECIFICATIONS AND CS SAMPLE (Spec. Ver.
APPROVAL FOR SPECIFICATIONS AND CS SAMPLE (APPROVAL FOR SPECIFICATIONS AND CS SAMPLE (
Title :
Name :
A101SW01 V0
A101SW01 V0A101SW01 V0
0.3 )
)
0.30.3
) )
0.3 )
)
0.30.3
) )
Spec. Ver. 0.3
Spec. Ver.Spec. Ver.
0.3 )
0.30.3
)
) )
CUSTOMER REMARK :
CUSTOMER REMARK :
CUSTOMER REMARK : CUSTOMER REMARK :
1 Li-Hsin Rd. 2. Science-Based Industrial Park
Hsinchu 300, Taiwan, R.O.C.
Tel: +886-3-500-8899
Fas: +886-3-577-2730
specification is subject to
Doc. version : 0.3
Total pages : 33 Date : 2009/06/16
Product Specification
10.1" COLOR TFT-LCD PANEL
PANEL NAME: A101SW01 V0
www.jxlcd.com
Note: The content of this
www.jxlcd.com
< >Preliminary Specification < >Final Specification
© 2009 AU Optronics
change.
ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PAPER SHALL NOT BE REPRODUCED, COPIED,
OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.
All Rights Reserved, Do Not Copy.
Version: 0.3
Version Revise Date Page Content
0.0 2009/4/30 First Draft
0.1 2009/5/6
0.2 2009/5/19 4 Correct FPC detail pin drawing.
0.3 2009/6/16
7
10
5,6,7
9
13
16
Record of Revision
Correct X2 pin88’s description.
Update transmittance.
Update pin assignment definition.
Update VGG, VEE voltage rating.
Correct vibration spec.
Update packing figure.
Page: 1/33
www.jxlcd.com
www.jxlcd.com
ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PAPER SHALL NOT BE REPRODUCED, COPIED,
OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.
Version: 0.3
Page: 2/33
Contents
A. General Information .....................................................................................................................................3
B. Outline Dimension .......................................................................................................................................4
1. TFT-LCD Module.........................................................................................................................................4
C. Electrical Specifications..............................................................................................................................5
1. FPC Pin Assignment....................................................................................................................................5
2. Absolute Maximum Ratings.........................................................................................................................8
3. Electrical DC Characteristics .......................................................................................................................9
4. Electrical Characteristics .............................................................................................................................9
5. Power On/Off Sequence..............................................................................................................................9
D. Optical Specification..................................................................................................................................10
E. Reliability Test Items..................................................................................................................................13
F. Packing and Marking .................................................................................................................................16
1. Packing Form ............................................................................................................................................16
2. Panel Label Information ............................................................................................................................17
3. Carton Label Information ...........................................................................................................................17
G. Application Note.........................................................................................................................................17
1. Application Circuit......................................................................................................................................17
H. Precautions.................................................................................................................................................18
Appendix A: Recommended Application Circuits with specifications .........................................................19
A.1 Application circuit (Bill of material is different to these schematics) .......................................................19
A.2 Absolute Maximum Ratings ....................................................................................................................22
A.3 Electrical characteristics .........................................................................................................................22
A.4 Signal Characteristic ...............................................................................................................................25
Note: Output signals from any system shall be low or High-impedance state when VDD is off. ..............25
Note: Output signals from any system shall be low or High-impedance state when VDD is off. ..............26
A.5 Interface Timing.......................................................................................................................................28
A.6 Power ON/OFF Sequence: .....................................................................................................................29
A.7. Connector Description ...........................................................................................................................30
I. Appendix: EDID description .....................................................................................................................30
www.jxlcd.com
www.jxlcd.com
ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PAPER SHALL NOT BE REPRODUCED, COPIED,
OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.
Version: 0.3
Page: 3/33
A. General Information
This product is for Netbook application. This product is include cell, POL, driver IC, and FPC.
NO. Item Unit Specification Remark
1 Screen Size inch 10.1 (Diagonal)
2 Display Resolution dot 1024RGB(H)×600(V)
3 Overall Dimension mm 230.28(H) × 133.5(V) × 1.28(T) Note 1
4 Active Area mm 222.72(H)×125.28(V)
5 Pixel Pitch mm 0.2175(H)×0.2088(V)
6 Color Configuration -- R. G. B. Stripe Note 2
7 Color Depth -- 262K Colors Note 3
8 NTSC Ratio % 45
9 Display Mode -- Normally White
10 Panel surface Treatment -- 3H
11 Weight g TBD
12 Panel Power Consumption W TBD Note 4
13 Viewing direction 6 o’clock (gray inversion)
Note 1: Not include blacklight cable and FPC. Refer next page to get further information.
Note 2: Below figure shows dot stripe arrangement.
Note 3: The full color display depends on 18-bit data signal (pin 4~27).
www.jxlcd.com
www.jxlcd.com
( 1 2 3…………………………..…………….….3070 3071 3072)
…………………………
…………………………
(1…………………..………..600)
…………
Note 4: Please refer to Electrical Characteristics chapter.
ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PAPER SHALL NOT BE REPRODUCED, COPIED,
OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.
Version: 0.3
B. Outline Dimension
1. TFT-LCD Module
Page: 4/33
www.jxlcd.com
www.jxlcd.com
ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PAPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS
WITHOUT PERMISSION FROM AU OPTRONICS CORP.
Product Specification
C. Electrical Specifications
1. FPC Pin Assignment
Pin
no
Symbol I/O
X1 X2
AU OPTRONICS CORPORATION
Description Symbol I/O
Description
1
2
3
4
5
6
7
8
9
10
11
12
13
14 X1-PATHE4R P
15 X1-PATHE3R -
16
VCOM P
X1-R1 -
YDIO1 I/O Gate start pulse input/output
VEE P
VGG P
YVCCA P
GND G
OE I/O
XON I/O
CPV I/O
VCS P
VCS P
DIO3 O
www.jxlcd.com
www.jxlcd.com
MODE1 I Connect to GND MODE1 I Connect to GND
VCOM signal NC - Not connect
Internal path, please connect
with pin 70 (X1-RPO1).
Gate driver negative power
supply
Gate driver positive power
supply
Gate driver digital power NC - Not connect
Ground NC - Not connect
Input/Output pin for the output
enable control.
Input/Output pin for the output
global on control.
Input/Output pin for the shift
clock.
VCOM signal NC - Not connect
VCOM signal NC - Not connect
Start pulse signal output DIO2 O
VCOM signal X2-PATHE4R P
Please connect with pin 71
(X1-PATHE2R).
NC - Not connect
NC - Not connect
NC - Not connect
NC - Not connect
NC - Not connect
NC - Not connect
NC - Not connect
Start pulse signal output,
please connect to X1’s DIO2.
VCOM signal
X2-PATHE3R -
Please connect with pin 71
(X2-PATHE2R).
17 DP_SEL I Connect with X2’s DP_SEL DP_SEL I Connect with X1’s DP_SEL
S
elects left or right shift
Please connect to XVCC
18
19 VGMA14 I
20 VGMA13 I
21 VGMA12 I
22 VGMA11 I
23 VGMA10 I
24
25
26
27
28
A101SW01 V0 (Document Version : 0.3)
SHL I
VGMA9 I
VGMA8 I Gamma reference voltage. VGMA8 I Gamma reference voltage.
AVDD P Power supply for analog circuit
VTOP P Power supply for analog circuit
VBOT G
SHL= “H”: DIO2->Y1, Y2,
Y3, ……, Y802, Y803, Y804
->DIO3
Gamma reference voltage.
Gamma reference voltage.
Gamma reference voltage.
Gamma reference voltage.
Gamma reference voltage.
Gamma reference voltage.
Analog ground VBOT G
SHL I
VGMA14 I
VGMA13 I
VGMA12 I
VGMA11 I
VGMA10 I
VGMA9 I
AVDD P Power supply for analog circuit
VTOP P Power supply for analog circuit
S
elects left or right shift
Please connect to XVCC
SHL= “H”: DIO1->Y1, Y2,
Y3, ……, Y802, Y803, Y804
->DIO2
Gamma reference voltage.
Gamma reference voltage.
Gamma reference voltage.
Gamma reference voltage.
Gamma reference voltage.
Gamma reference voltage.
Analog ground
5 of 35
bit RGB data and control
bit RGB data and control
bit RGB data and control
29
AGND G
Product Specification
AU OPTRONICS CORPORATION
Analog ground AGND G
Analog ground
30
31
32
33
34
35
36
37
38
39
40
41 MLVCLKP
42 MLVCLKN
43
DGND G
XVCC P Power supply for digital circuit
MLV0P
MLV0N
DGND G
MLV1P
MLV1N
DGND G
MLV2P
MLV2N
DGND G
DGND G
Ground DGND G
I
Differential input (mini-LVDS)
for 6-bit RGB data and control
I
I
Differential input (mini-LVDS)
for 6-bit RGB data and control
I
I
Differential input (mini-LVDS)
for 6-bit RGB data and control
I
I
I
Clock Differential input
(mini-LVDS) from Timing
signal
Ground DGND G
signal
Ground DNGD G
signal
Ground DGND G
Controller.
Ground DGND G
Ground
XVCC P Power supply for digital circuit
I
MLV0P
MLV0N
MLV1P
MLV1N
MLV2P
MLV2N
MLVCLKP
MLVCLKN
Differential input (mini-LVDS)
for 6-
I
I
Differential input (mini-LVDS)
for 6-
I
I
Differential input (mini-LVDS)
for 6-
I
I
I
Clock Differential input
(mini-LVDS) from Timing
signal
Ground
signal
Ground
signal
Ground
Controller.
Ground
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
NC - Not connect NC - Not connect
NC - Not connect NC - Not connect
DGND G
www.jxlcd.com
NC - Not connect NC - Not connect
www.jxlcd.com
NC - Not connect NC - Not connect
DGND G
NC - Not connect NC - Not connect
NC - Not connect NC - Not connect
XVCC P Power supply for digital circuit
DGND G
AGND G
VBOT G
VTOP P Power supply for analog circuit
AVDD P Power supply for analog circuit
VGMA7 I
VGMA6 I
VGMA5 I
VGMA4 I
VGMA3 I
VGMA2 I
VGMA1 I
Gamma reference voltage.
Gamma reference voltage.
Gamma reference voltage.
Gamma reference voltage.
Gamma reference voltage.
Gamma reference voltage.
Gamma reference voltage.
Ground DGND G
Ground DGND G
XVCC P Power supply for digital circuit
Ground DGND G
Analog ground AGND G
Analog ground VBOT G
VTOP P Power supply for analog circuit
AVDD P Power supply for analog circuit
VGMA7 I
VGMA6 I
VGMA5 I
VGMA4 I
VGMA3 I
VGMA2 I
VGMA1 I
Ground
Ground
Ground
Analog ground
Analog ground
Gamma reference voltage.
Gamma reference voltage.
Gamma reference voltage.
Gamma reference voltage.
Gamma reference voltage.
Gamma reference voltage.
Gamma reference voltage.
A101SW01 V0 (Document Version : 0.3)
6 of 35
Start pulse signal input, please
Start pulse signal input, please
65
Product Specification
XVCC P Power supply for digital circuit
AU OPTRONICS CORPORATION
XVCC P Power supply for digital circuit
66
67 PW_SEL I Connect to DGND PW_SEL I Connect to DGND
68 FRE_SEL I Connect to DGND FRE_SEL I Connect to DGND
69
70 X1-RPO1 -
71 X1-PATHE2R I
72 X1-PATHE1R P
73
74
75
76
77
78
79
80
81
82
DGND G
AVSEL I Connect with X2’s AVSEL AVSEL I Connect with X1’s AVSEL
Please connect with pin 2
Please connect with pin 15
SRC1 - Connect to DGND SRC1 - Connect to DGND
SRC0 - Connect to DGND SRC0 - Connect to DGND
NC - Not connect NC - Not connect
NC - Not connect NC - Not connect
NC - Not connect NC - Not connect
CS1 I
CS0 I
YDIO1 I/O Gate start pulse input/output
XPOL I
XSTB I
Charge sharing selection pin
Please connect to XVCC
Charge sharing selection pin
Please connect to XVCC
Polarity inversion signal for
Data latch control signal for
Ground DGND G
(X1-R1).
(X1-PATHE3R).
VCOM signal X2-PATHE1R P
source driver
source driver
X2-RPO1 I
X2-PATHE2R I
CS1 I
CS0 I
YDIO1 I/O Gate start pulse input/output
XPOL I
XSTB I
Ground
Please connect with pin 88
(X2-R2).
Please connect with pin 15
(X2-PATHE3R).
VCOM signal
Charge sharing selection pin
Please connect to XVCC
Charge sharing selection pin
Please connect to XVCC
Polarity inversion signal for
source driver
Data latch control signal for
source driver
83
84
85
86
87
88
I: Input pin; P: Power pin; G: Ground pin
www.jxlcd.com
DIO2 I
VCOM P
VCOM P
www.jxlcd.com
Cst P
Cst P
NC - Not connect X2-R2
connect to X2’s DIO2.
DIO1 I
VCOM signal Cst P
VCOM signal Cst P
VCOM signal VCOM P
VCOM signal VCOM P
connect to XVCC.
VCOM signal
VCOM signal
VCOM signal
VCOM signal
Please connect with pin 70
(X2-RPO1).
A101SW01 V0 (Document Version : 0.3)
7 of 35
Product Specification
2. Absolute Maximum Ratings
Item Symbol Condition
AU OPTRONICS CORPORATION
Min. Max. Unit
Remark
XVCC GND=0 -0.3 +4.0 V
YVCCA GND=0 -0.3 +6.0 V
Power voltage
AVDD, VBOT,
VTOP
VEE –
VGG
VGMA1~
VGMA7
Gamma voltage
VGMA8~
VGMA14
Input signal voltage Data GND=0 -0.5 XVCC+0.5 V Digital signals
Note 1: Functional operation should be restricted under ambient temperature (25). Note 2: Maximum ratings are those values beyond which damages to the device may occur. Functional
operation should be restricted to the limits in the Electrical Characteristics chapter.
AGND=0 -0.5 +14 V Analog power supply
GND=0 VEE-0.3 VGG+0.3 V
AGND = 0 0.4*AVDD AVDD+0.5 V
AGND = 0
-0.5 0.6*AVDD V
Source driver digital
power supply
Gate driver digital
power supply
Gate driver supply
voltage
Gamma reference
voltage
www.jxlcd.com
www.jxlcd.com
A101SW01 V0 (Document Version : 0.3)
8 of 35
Product Specification
3. Electrical DC Characteristics
a. Typical Operation Condition (AGND =GND = 0V)
Item Symbol Min. Typ. Max. Unit
XVCC 2.3 3.3 3.6 V Source driver digital power supply
YVCCA 2.3 3.3 3.6 V Gate driver digital power supply
AU OPTRONICS CORPORATION
Remark
Power voltage
Gamma voltage
High level input
voltage
Low level input
voltage
AVDD, VBOT,
VTOP
VEE -6.2 V
VGG 18.7V
VGMA1 7.33 V
VGMA2 7.22 V
VGMA3 6.33 V
VGMA4 5.94 V
VGMA5 5.72 V
VGMA6 5.34 V
VGMA7 4.39 V
VGMA8 3.92 V
VGMA9 3.34 V
VGMA10 2.64 V
VGMA11 2.24 V
VGMA12 1.73 V
VGMA13 0.46 V
www.jxlcd.com
VGMA14 0.21 V
www.jxlcd.com
VIH 0.7*XVCC - XVCC V
VIL 0 - 0.3*XVCC V
7.4 V Analog power supply
V
Gate driver supply voltage
Gamma reference voltage
(Preliminary only)
Digital signals
VCOM VCOM 2.75 V
4. Electrical Characteristics
Please refer to Appendix A – Electrical characteristics.
5. Power On/Off Sequence
Please refer to Applendix A – Power on/off sequence
A101SW01 V0 (Document Version : 0.3)
9 of 35
Product Specification
D. Optical Specification
All optical specification is measured under typical condition (Note 1, 2)
Item Symbol
AU OPTRONICS CORPORATION
Condition Min. Typ. Max. Unit Remark
Response Time
Rise + Fall
Contrast ratio CR
Top
Viewing Angle
Transmittance YL θ=0° 5.2 5.7 -- % Note 6
Chromaticity
www.jxlcd.com
Bottom
Left
Right
Red
Green
Blue
White
www.jxlcd.com
TRT θ=0° -- 16 25 ms Note 3
At optimized
viewing angle
X θ=0° 0.558 0.588 0.618
Y θ=0° 0.321 0.351 0.381
X θ=0° 0.312 0.342 0.372
Y θ=0° 0.537 0.567 0.597
X θ=0° 0.128 0.158 0.188
Y θ=0° 0.093 0.123 0.153
X θ=0° 0.283 0.313 0.343
Y θ=0° 0.299 0.329 0.359
CR 10
300 400 -- Note 4, 7
10 30 40 40
15 35 45 45
--
--
--
--
deg. Note 5,7
Note 7
Δ
Uniformity
Note 1: Ambient temperature =25. To be measured in the dark room.
Note 2: To be measured on the center area of panel with a viewing cone of 1° by Topcon luminance meter
BM-5A, after 15 minutes operation.
YL
FIELD=1°
CENTER OF THE SCREEN
% 70 75 -- % Note 8
BM-5A
A101SW01 V0 (Document Version : 0.3)
10 of 35
Product Specification
Note 3: Definition of response time: The output signals of photo detector are measured when the input signals are changed from
“black” to “white”(falling time) and from “white” to “black”(rising time), respectively.
The response time is defined as the time interval between the 10% and 90% of amplitudes.
Refer to figure as below.
AU OPTRONICS CORPORATION
"Black"
100%
S i
90%
g n a l
(
R e
l
a t
i
v e
v a l
u
10%
e )
0%
Note 4.Definition of contrast ratio: Contrast ratio is calculated with the following formula.
(CR) ratio Contrast =
Note 5. Definition of viewing angle, θ, Refer to figure as below.
www.jxlcd.com
www.jxlcd.com
Tr
Tf
status White"" at is LCD whenoutput detector Photo
status Black"" at is LCD whenoutput detector Photo
"White""White"
Note 6. Measured at the center area of the panel when all the input terminals of LCD panel are electrically
opened.
Note 7. The color chromaticity data is from AUO model B101AW03 V0 with same panel of A101SW01 V0.
A101SW01 V0 (Document Version : 0.3)
11 of 35
Product Specification
Note 8: Luminance Uniformity of these 9 points is defined as below:
Uniformity =
AU OPTRONICS CORPORATION
9)-(1 points 9 in luminance minimum
9)-(1 points 9 in luminance maximum
www.jxlcd.com
www.jxlcd.com
A101SW01 V0 (Document Version : 0.3)
12 of 35
Product Specification
E. Reliability Test Items
No.
1 High Temperature Storage Ta= 60 240Hrs
2 Low Temperature Storage Ta= -20 240Hrs
3 High Ttemperature Operation Ta= 50 240Hrs
4 Low Temperature Operation Ta= 0 240Hrs
Test items Conditions Remark
AU OPTRONICS CORPORATION
5 High Temperature & High Humidity Ta= 40 . 90% RH
6 Heat Shock -20 ~60 ,
7 Electrostatic Discharge
8 Image Sticking 25, 4hrs Note 6
9 Vibration
www.jxlcd.com
10
11
www.jxlcd.com
Mechanical Shock
Vibration (With Carton)
Contact = ± 4 kV, class B
Frequency range : 10~55Hz
Stoke : 1.5mm
Sweep : 10~55~10Hz
2 hours for each direction of X,Y,Z
3 times for each direction
0.015G2/Hz from 5~200Hz
–6dB/Octave from 200~500Hz
100 cycle, 2Hrs/cycle Non-operation
Air = ± 8 kV, class B
4 hours for Y direction
100G . 6ms, ±X,±Y,±Z
Random vibration:
240Hrs Operation
Note 5
Non-operation
JISC 7021
Non-operation
JIS C7021,
A-7
condition C
IEC 68-34
12
13
Note 1: Ta: Ambient Temperature. Tp: Panel Surface Temperature Note 2: In the standard conditions, there is not display function NG issue occurred. All the cosmetic
Note 3: All the cosmetic specification is judged before the reliability stress.
A101SW01 V0 (Document Version : 0.3)
Drop (With Carton)
Pressure 5kg, 5sec Note 7
specification is judged before the reliability stress.
1 corner, 3 edges, 6 surfaces
Height: 60cm
13 of 35
Product Specification
Note 4: temperature and relative umidity range is shown in the figure below
AU OPTRONICS CORPORATION
Note5 : All test techniques follow IEC6100-4-2 standard.
Test Condition
Pattern
www.jxlcd.com
Procedure
Note 6: Operate with chess board pattern as figure and lasting time and temperature as the conditions.
www.jxlcd.com
And
Set-up
Criteria
Others
Then judge with 50% gray level, the mura is less than JND 2.5
Contact Discharge330, 150pF, 1sec, 8 point, 25times/point Air Discharge330, 150pF, 1sec, 8 point, 25times/point
B – Some performance degradation allowed. No data lost. Self-recoverable hardware failure.
1. Gun to Panel Distance
2. No SPI command, keep default register settings.
Note
A101SW01 V0 (Document Version : 0.3)
14 of 35
Product Specification
Note 7: The panel is tested as figure. The jig isψ10 mm made by Cu with rubber and the loading speed
is 3mm/min on position A~E. After the condition, no glass crack will be found and panel function check is OK.( no guarantee LC muraLC bubble)
AU OPTRONICS CORPORATION
Loading
LCM
www.jxlcd.com
www.jxlcd.com
A101SW01 V0 (Document Version : 0.3)
15 of 35
F. Packing and Marking
1. Packing Form
84.10A09.001
84.10A09.001
Product Specification
AU OPTRONICS CORPORATION
O
U
A
U
O
A
O
U
A
U
www.jxlcd.com
www.jxlcd.com
O
O
U
A
A
A101SW01 V0 (Document Version : 0.3)
16 of 35
Product Specification
2. Panel Label Information
In the carton box, the panel (collectively called as the “Product”) will be with a label of Shipping Number which represents the identification of the Product at a specific location. The label is composed of a 22-digit serial number with the following definition:
AU OPTRONICS CORPORATION
Example:
501M06ZL06123456781Z05:
Product Manufacturing Week Code: WK50
Product Version: Version 1
Product Manufactuing Factory: M06
3. Carton Label Information
The packing carton will be attached with a carton label where packing Q’ty, AUO Model Name, AUO Part Number, Customer Part Number (Optional) and a series of Carton Number in 13 or 14 digits are printed. The Carton Number is apparing in the following format:
www.jxlcd.com
Refer to the drawing of packing format for the location and size of the carton label.
www.jxlcd.com
G. Application Note
1. Application Circuit
Please refer to Appendix A – Electrical characteristics.
A101SW01 V0 (Document Version : 0.3)
17 of 35
Product Specification
H. Precautions
1. Do not twist or bend the module and prevent the unsuitable external force for display module during assembly.
2. Adopt measures for good heat radiation. Be sure to use the module with in the specified temperature.
3. Avoid dust or oil mist during assembly.
4. Follow the correct power sequence while operating. Do not apply the invalid signal, otherwise, it will cause improper shut down and damage the module.
5. Less EMI: it will be more safety and less noise.
6. Please operate module in suitable temperature. The response time & brightness will drift by different temperature.
7. Avoid to display the fixed pattern (exclude the white pattern) in a long period, otherwise, it will cause image sticking.
8. Be sure to turn off the power when connecting or disconnecting the circuit.
9. Polarizer scratches easily, please handle it carefully.
10. Display surface never likes dirt or stains.
11. A dewdrop may lead to destruction. Please wipe off any moisture before using module.
12. Sudden temperature changes cause condensation, and it will cause polarizer damaged.
13. High temperature and humidity may degrade performance. Please do not expose the module to the direct sunlight and so on.
14. Acetic acid or chlorine compounds are not friends with TFT display module.
15. Static electricity will damage the module, please do not touch the module without any grounded device.
16. Do not disassemble and reassemble the module by self.
17. Be careful do not touch the rear side directly.
18. No strong vibration or shock. It will cause module broken.
19. Storage the modules in suitable environment with regular packing.
20. Be careful of injury from a broken display module.
21. Please avoid the pressure adding to the surface (front or rear side) of modules, because it will cause the display non-uniformity or other function issue.
AU OPTRONICS CORPORATION
www.jxlcd.com
www.jxlcd.com
A101SW01 V0 (Document Version : 0.3)
18 of 35
Product Specification
Appendix A: Recommended Application Circuits with specifications
A.1 Application circuit (Bill of material is different to these schematics)
AU OPTRONICS CORPORATION
www.jxlcd.com
www.jxlcd.com
A101SW01 V0 (Document Version : 0.3)
19 of 35
Product Specification
AU OPTRONICS CORPORATION
www.jxlcd.com
www.jxlcd.com
A101SW01 V0 (Document Version : 0.3)
20 of 35
Product Specification
AU OPTRONICS CORPORATION
www.jxlcd.com
www.jxlcd.com
A101SW01 V0 (Document Version : 0.3)
21 of 35
Product Specification
A.2 Absolute Maximum Ratings
An absolute maximum rating of the module is as following:
A.2.1 Absolute Ratings of TFT LCD Module
Item Symbol Min Max Unit Conditions
Logic/LCD Drive
Voltage
Note 1: At Ta (25 )
Note 2: Permanent damage to the device may occur if exceed maximum values
A.3 Electrical characteristics
A.3.1 TFT LCD Module
A.3.1.1 Power Specification
Input power specifications are as follows;
The power specification are measured under 25 and frame frenquency under 60Hz
Symble Parameter Min Typ Max Units Note
VDD Logic/LCD Drive
Voltage
PDD VDD Power - 0.50 - [Watt] Note 1, 2
IDD IDD Current
IRush Inrush Current - - 1500
AU OPTRONICS CORPORATION
Vin -0.3 +4.0 [Volt] Note 1,2
3.0 3.3 3.6 [Volt]
- 150 -
[mA] Note 1, 2
[mA] Note 3
VDDrp Allowable
- - 100 [mV]
Logic/LCD Drive
Ripple Voltage
www.jxlcd.com
www.jxlcd.com
Note 1 : Maximum Measurement ConditionBlack Pattern
Note 2Typical Measurement Condition: Mosaic Pattern
Note 3Measure Condition
(High to Low) Control Signal
SW1
SW MAG-SPST
1 2
+12.0V
+5.0V
R1 47K
R2
1K
VR1
47K
D6 D5 D2 S D1
G
C3
0.01uF/25V
Q3 AO6402
D2SD1D5
G
D6
Q3
AO6402
p-p
F1
VCC
C1 1uF/16V
(LCD Module Input)
C2 1uF/25V
A101SW01 V0 (Document Version : 0.3)
22 of 35
Product Specification
Vin rising time
AU OPTRONICS CORPORATION
0V
10%
90%
3.3V
0.5ms
www.jxlcd.com
www.jxlcd.com
A101SW01 V0 (Document Version : 0.3)
23 of 35
Product Specification
V
A.3.1.2 Signal Electrical Characteristics:
Input signals shall be low or High-impedance state when VDD is off.
It is recommended to refer the specifications of SN75LVDS82DGG (Texas Instruments) in detail.
Signal electrical characteristics are as follows;
Parameter Condition Min Max Unit
AU OPTRONICS CORPORATION
Vth
Vtl
Vcm
Note: LVDS Signal Waveform
t
www.jxlcd.com
VSS
Differential Input High
Threshold (Vcm=+1.2V)
Differential Input Low
Threshold (Vcm=+1.2V)
Differential Input Common
www.jxlcd.com
Mode Voltage
Vcm
-
-100
1.125 1.375 [V]
100
-
[mV]
[mV]
A101SW01 V0 (Document Version : 0.3)
24 of 35
Product Specification
A1
AU OPTRONICS CORPORATION
A.4 Signal Characteristic
A.4.1 Pixel Format Image
Following figure shows the relationship of the input signals and LCD pixel format.
www.jxlcd.com
www.jxlcd.com
A.4.2 The input data format:
Note: Output signals from any system shall be low or High-impedance state when VDD is off.
01SW01 V0 (Document Version: 0.3)
25 of 33
Product Specification
A1
Data Clock
AU OPTRONICS CORPORATION
Signal Name Description
R5
R4
R3
R2
R1
R0
G5
G4
G3
G2
G1
G0
Red Data 5 (MSB)
Red Data 4
Red Data 3
Red Data 2
Red Data 1
Red Data 0 (LSB)
Red-pixel Data
Green Data 5 (MSB)
Green Data 4
Green Data 3
Green Data 2
Green Data 1
Green Data 0 (LSB)
Red-pixel Data
Each red pixel's brightness data consists of these 6 bits
pixel data.
Green-pixel Data
Each green pixel's brightness data consists of these 6 bits
pixel data.
Green-pixel Data
B5
www.jxlcd.com
www.jxlcd.com
B4
B3
B2
B1
B0
RxCLKIN
DE Display Timing This signal is strobed at the falling edge of
Blue Data 5 (MSB)
Blue Data 4
Blue Data 3
Blue Data 2
Blue Data 1
Blue Data 0 (LSB)
Blue-pixel Data
Blue-pixel Data
Each blue pixel's brightness data consists of these 6 bits
pixel data.
The typical frequency is 54.2MHZ.The signal is used to
strobe the pixel data and DE signals. All pixel data shall
be valid at the falling edge when the DE signal is high.
RxCLKIN. When the signal is high, the pixel data shall be
valid to be displayed.
VS Vertical Sync The signal is synchronized to RxCLKIN .
HS Horizontal Sync The signal is synchronized to RxCLKIN .
Note: Output signals from any system shall be low or High-impedance state when VDD is off.
01SW01 V0 (Document Version: 0.3)
26 of 33
Product Specification
A1
AU OPTRONICS CORPORATION
A.4.3 Integration Interface and Pin Assignment:
Pin
1 VLED LED Power Supply 6V~21V
2 VLED LED Power Supply 6V~21V
3 VLED LED Power Supply 6V~21V
4 NC No Connection (Reserve) 24 ClkIN- -LVDS differential clock input
5 LED_EN LED enable pin(+3.3V Input) 25 GND Ground
6 PWM System PWM Signal Input 26 Rin2+
7 NC No Connection (Reserve) 27 Rin2-
8 VLED_GND
9 VLED_GND
10 VLED_GND
Signal Description Pin Signal Description
21 NC NC
22 GND Ground
23 ClkIN+ +LVDS differential clock input
+LVDS differential data
input(B2-B5,HS,VS,DE)
-LVDS differential data
input(B2-B5,HS,VS,DE)
LED Ground 28 GND Ground
+LVDS differential data
LED Ground 29 Rin1+
input(G1-G5,B0-B1)
-LVDS differential data
LED Ground 30 Rin1-
input(G1-G5,B0-B1)
11 NC No Connection (Reserve) 31 GND Ground
www.jxlcd.com
12
13
14
15
16
17
18
19
20
www.jxlcd.com
NC No Connection (Reserve) 32 Rin0+
GND
NC No Connection (Reserve) 34 SDA DDCData
NC No Connection (Reserve) 35 SCL DDCClock
GND
NC No Connection (Reserve) 37 DVDD DDC 3.3Vpower
NC No Connection (Reserve) 38 AVDD PowerSupply,3.3V(typical)
GND Ground 39 AVDD PowerSupply,3.3V(typical)
NC No Connection (Reserve) 40 NC No Connection
GroundShield
GroundShield
33 Rin0-
36 NC No Connection (Reserve)
+LVDS differential data
input(R0-R5,G0)
-LVDS differential data
input(R0-R5,G0)
01SW01 V0 (Document Version: 0.3)
27 of 33
Product Specification
A1
AU OPTRONICS CORPORATION
A.5 Interface Timing
A.5.1 Timing Characteristics
Basically, interface timings should match the 1024 x 600 /60Hz manufacturing guide line timing.
Parameter Symbol Min. Typ. Max. Unit
Frame Rate - 60 Hz
Clock frequency 1/ TClock
Period TV 608 625 650
Vertical
Active TVD 600 600 600
Section
Blanking TVB 8 25 50
Period TH 1054 1344 1534
Horizontal
Active THD 1024 1024 1024
Section
Blanking THB 30 320 510
50.4 MHz
Note : DE mode only
6.5.2 Timing diagram
www.jxlcd.com
www.jxlcd.com
T
CLOCK
Input Timing Definition ( DE Mode)
DOTCLK
TLine
TClock
Input
Data
Invaild
Data
Pixel
1
Pixel
2
Pixel
3
Pixel
N-1
DE
T
HB
T
HD
T
H
DE
T
VB
T
V
T
VD
01SW01 V0 (Document Version: 0.3)
Pixel
N
Invaild
Data
Pixel
1
28 of 33
Product Specification
A1
AU OPTRONICS CORPORATION
A.6 Power ON/OFF Sequence:
A.6.1 Panel Power Sequence
VDD power and LED on/off sequence is as follows. Interface signals are also shown in the chart. Signals from any system shall be Hi-Z state or low level when VDD is off.
www.jxlcd.com
www.jxlcd.com
.
Value
Parameter
Min. Typ. Max.
T1 0.5 - 10 [ms]
T2 30 40 50 [ms]
T3 200 - - [ms]
T4 10 - - [ms]
T5 10 - - [ms]
T6 0 - - [ms]
T7 10 - - [ms]
T8 100 - - [ms]
T9 0 16 50 [ms]
T10 - - 10 [ms]
T11 1000 - - [ms]
Unit
01SW01 V0 (Document Version: 0.3)
29 of 33
Product Specification
A1
AU OPTRONICS CORPORATION
A.7. Connector Description
Physical interface is described as for the connector on module.
These connectors are capable of accommodating the following signals and will be following components.
A.7.1 TFT LCD Module
Connector Name / Designation For Signal Connector
Manufacturer IPEX / IPEX compatible
Type / Part Number IPEX 20455-040E-12
Mating Housing/Part Number IPEX 20453-040T-11
I. Appendix: EDID description
Address
HEX
00 Header 00 00000000 0
01
02
03
04
05
06
07
08 EISA Manuf. Code LSB 06 00000110 6
09 Compressed ASCII AF 10101111 175
0A
0B
0C 32-bit ser # 00 00000000 0
0D
www.jxlcd.com
www.jxlcd.com
FUNCTION Value
HEX
FF 11111111 255
FF 11111111 255
FF 11111111 255
FF 11111111 255
FF 11111111 255
FF 11111111 255
00 00000000 0
Product Code
hex, LSB first
00 00000000 0
Value Value Note
BIN DEC
D2 11010010 210
30 00110000 48
0E
0F
10 Week of manufacture 01 00000001 1
11 Year of manufacture 13 00010011 19
12 EDID Structure Ver. 01 00000001 1
13 EDID revision # 03 00000011 3
14
15
01SW01 V0 (Document Version: 0.3)
Video input def. (digital I/P, non-TMDS, CRGB)
Max H image size (rounded to cm)
00 00000000 0
00 00000000 0
80 10000000 128
16 00010110 22
30 of 33
Product Specification
A1
AU OPTRONICS CORPORATION
16
Max V image size (rounded to cm)
0D 00001101 13
17
18
Feature support (no DPMS, Active OFF, RGB, tmg Blk#1)
19
1A
1B
1C Red y/ highER 8 bits 59 01011001 89
1D Green x 57 01010111 87
1E Green y 91 10010001 145
1F Blue x 28 00101000 40
20 Blue y 1F 00011111 31
21 White x 50 01010000 80
22 White y 54 01010100 84
23 Established timing 1 00 00000000 0
24 Established timing 2 00 00000000 0
25 Established timing 3 00 00000000 0
26 Standard timing #1 01 00000001 1
27
Display Gamma (=(gamma*100)-100)
Red/green low bits (Lower 2:2:2:2 bits)
Blue/white low bits (Lower 2:2:2:2 bits)
Red x (Upper 8 bits)
01 00000001 1
78 01111000 120
0A 00001010 10
66 01100110 102
95 10010101 149
96 10010110 150
28 Standard timing #2 01 00000001 1
29
2A Standard timing #3 01 00000001 1
www.jxlcd.com
2B
2C Standard timing #4 01 00000001 1
2D
2E Standard timing #5 01 00000001 1
2F
30 Standard timing #6 01 00000001 1
31
32 Standard timing #7 01 00000001 1
33
34 Standard timing #8 01 00000001 1
35
36
37
38
www.jxlcd.com
Pixel Clock/10000 LSB
Pixel Clock/10000 USB
Horz active Lower 8bits
01 00000001 1
01 00000001 1
01 00000001 1
01 00000001 1
01 00000001 1
01 00000001 1
01 00000001 1
B0 10110000 176
13 00010011 19
00 00000000 0
39
Horz blanking Lower 8bits
3A
HorzAct:HorzBlnk Upper 4:4 bits
3B
3C
3D
01SW01 V0 (Document Version: 0.3)
Vertical Active Lower 8bits
Vertical Blanking Lower 8bits
Vert Act : Vertical Blanking (upper 4:4 bit)
40 01000000 64
41 01000001 65
58 01011000 88
19 00011001 25
20 00100000 32
31 of 33
Product Specification
A1
AU OPTRONICS CORPORATION
3E
HorzSync. Offset
18 00011000 24
3F
40
41
42 Horizontal Image Size Lower 8bits DF 11011111 223
43 Vertical Image Size Lower 8bits 7D 01111101 125
44 Horizontal & Vertical Image Size (upper 4:4 bits) 00 00000000 0
45 Horizontal Border (zero for internal LCD) 00 00000000 0
46
47
48 Detailed timing/monitor 00 00000000 0
49 descriptor #2 00 00000000 0
4A
4B
4C
4D
4E
4F
HorzSync.Width
VertSync.Offset : VertSync.Width
Horz&Vert Sync Offset/Width Upper 2bits
Vertical Border (zero for internal LCD)
Signal (non-intr, norm, no stero, sep sync, neg pol)
00 00000000 0
0F 00001111 15
00 00000000 0
00 00000000 0
00 00000000 0
00 00000000 0
88 10001000 136
31 00110001 49
00 00000000 0
00 00000000 0
18 00011000 24
50
51
52
www.jxlcd.com
53
54
55
56
57
58
59
5A Detailed timing/monitor 00 00000000 0
5B descriptor #3 00 00000000 0
5C
5D
5E
5F Manufacture 41 01000001 65 A
60 Manufacture 55 01010101 85 U
www.jxlcd.com
00 00000000 0
00 00000000 0
00 00000000 0
00 00000000 0
00 00000000 0
00 00000000 0
00 00000000 0
00 00000000 0
00 00000000 0
20 00100000 32
00 00000000 0
FE 11111110 254
00 00000000 0
61 Manufacture 4F 01001111 79 O
62
63
64
65
01SW01 V0 (Document Version: 0.3)
0A 00001010 10
20 00100000 32
20 00100000 32
20 00100000 32
32 of 33
Product Specification
A1
AU OPTRONICS CORPORATION
66
20 00100000 32
67
68
69
6A
6B
6C Detailed timing/monitor 00 00000000 0
6D descriptor #4 00 00000000 0
6E
6F
70
71 Manufacture P/N 42 01000010 66 B
72 Manufacture P/N 31 00110001 49 1
73 Manufacture P/N 30 00110000 48 0
74 Manufacture P/N 31 00110001 49 1
75 Manufacture P/N 41 01000001 65 A
76 Manufacture P/N 57 01010111 87 W
77 Manufacture P/N 30 00110000 48 0
20 00100000 32
20 00100000 32
20 00100000 32
20 00100000 32
20 00100000 32
00 00000000 0
FE 11111110 254
00 00000000 0
78 Manufacture P/N 33 00110011 51 3
79 Manufacture P/N 20 00100000 32
7A Manufacture P/N 56 01010110 86 V
www.jxlcd.com
7B Manufacture P/N 30 00110000 48 0
7C
7D
7E Extension Flag 00 00000000 0
7F Checksum 52 01010010 82
www.jxlcd.com
20 00100000 32
0A 00001010 10
SUM 6144
SUM to HEX 1800
01SW01 V0 (Document Version: 0.3)
33 of 33
Loading...