2. General Description ................................................................. 5
2.1 General Specification ...............................................................................................................................5
6. Signal Characteristic ............................................................. 17
6.1 Pixel Format Image................................................................................................................................ 17
6.2 The input data format ............................................................................................................................ 18
6.3 Integration Interface and Pin Assignment............................................................................................ 19
7.2 Shock Test Spec:.................................................................................................................................... 24
7.3 Reliability Test .................................................................... 25
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Vin rising time
13 of 34
www.panelook.com
Global LCD Panel Exchange Center
5.1.2 Signal Electrical Characteristics
Input signals shall be low or High-impedance state when VDD is off.
It is recommended to refer the specifications of VESA Display Port Standard V1.1a (Thine
Electronics Inc.) in detail.
Signal electrical characteristics are as follows;
Display Port main link signal:
www.panelook.com
Product Specification
AU OPTRONICS CORPORATION
Fallow as VESA display port standard V1.1a at both 1.62 and 2.7Gbps link rates.
B141EW05 V5 Document Version : 1.0
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
14 of 34
www.panelook.com
Global LCD Panel Exchange Center
Display Port AUX_CH signal:
www.panelook.com
Product Specification
AU OPTRONICS CORPORATION
Fallow as VESA display port standard V1.1a.
Display Port V
Fallow as VESA display port standard V1.1a.
HPD
signal:
B141EW05 V5 Document Version : 1.0
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
15 of 34
www.panelook.com
Global LCD Panel Exchange Center
5.2 Backlight Unit
5.2.1 LED characteristics
www.panelook.com
Product Specification
AU OPTRONICS CORPORATION
Parameter
Backlight Power
Consumption
LED Life-Time
Note 1: Calculator value for reference P
Note 2: The LED life-time define as the estimated time to 50% degradation of initial luminous.
Symbol
Min Typ Max UnitsCondition
PLED - - 3.5
N/A 10,000 - -
= VF (Normal Distribution) * IF (Normal Distribution) / Efficiency
LED
[Watt]
Hour
(Ta=25ʚ), Note 1
Vin =12V
(Ta=25ʚ), Note 2
I
F
5.2.2 Backlight input signal characteristics
Parameter
Symbol
Min Typ Max Units Remark
LED Power Supply VLED 7.5 12.0 21.0 [Volt]
LED Enable Input
3.0 - 5.5 [Volt]
High Level
LED Enable Input
VLED_EN
- - 0.8 [Volt]
Low Level
PWM Logic Input
High Level
PWM Logic Input
2.5 - 5.5
VPWM_EN
- - 0.8
[Volt]
[Volt]
Low Level
=20 mA
Define as
Connector
Interface
(Ta=25ʚ)
PWM Input Frequency
PWM Duty Ratio
B141EW05 V5 Document Version : 1.0
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
FPWM 9.5 10 10.5
Duty 5 -- 100
KHz
%
16 of 34
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
Product Specification
AU OPTRONICS CORPORATION
6. Signal Characteristic
6.1 Pixel Format Image
Following figure shows the relationship of the input signals and LCD pixel format.
11280
1st Line
800th Line
R G B B G R
R G B
R
G B
R G B R G B
R G B R G
B
B141EW05 V5 Document Version: 0.1
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
17 of 34
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
Product Specification
AU OPTRONICS CORPORATION
6.2 The input data format
Signal NameDescription
R5
R4
R3
R2
R1
R0
Red Data 5 (MSB)
Red Data 4
Red Data 3
Red Data 2
Red Data 1
Red Data 0 (LSB)
Red-pixel Data
Each red pixel's brightness data consists of
these 6 bits pixel data.
Red-pixel Data
G5
G4
G3
G2
G1
G0
Green Data 5 (MSB)
Green Data 4
Green Data 3
Green Data 2
Green Data 1
Green Data 0 (LSB)
Green-pixel Data
Each green pixel's brightness data consists of
these 6 bits pixel data.
Green-pixel Data
B5
B4
B3
B2
B1
B0
Blue Data 5 (MSB)
Blue Data 4
Blue Data 3
Blue Data 2
Blue Data 1
Blue Data 0 (LSB)
Blue-pixel Data
Each blue pixel's brightness data consists of
these 6 bits pixel data.
Blue-pixel Data
RxCLKIN Data Clock The signal is used to strobe the pixel data and
DE signals. All pixel data shall be valid at the
falling edge when the DE signal is high.
DE Display Timing This signal is strobed at the falling edge of
RxCLKIN. When the signal is high, the pixel
data shall be valid to be displayed.
VS Vertical Sync The signal is synchronized to RxCLKIN .
HS Horizontal Sync The signal is synchronized to RxCLKIN .
Note: Output signals from any system shall be low or High-impedance state when VDD is off.
B141EW05 V5 Document Version: 0.1
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
18 of 34
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
Product Specification
AU OPTRONICS CORPORATION
6.3 Integration Interface and Pin Assignment
6.3.1 Connector Description
Physical interface is described as for the connector on module.
These connectors are capable of accommodating the following signals and will be following
components.
Connector Name / Designation For Signal Connector
Manufacturer IPEX or compatible
Type / Part Number
Mating Housing/Part Number
6.3.2 Pin Assignment
Pin # Signal Name Signal Descr. Pin # Signal Name Signal Descr.
1 PAID Conn. Continuity Test 16 LCD_GND LCD logic and driver ground
2 H_GND High Speed Ground 17 HPD HPD signal pin
3 Lane1_N Comp Signal Link Lane 1 18 BL_GND Backlight ground
4 Lane1_P True Signal Link Lane 1 19 BL_GND Backlight ground
5 H_GND High Speed Ground 20 BL_GND Backlight ground
6 Lane0_N Comp Signal Lane 0 21 BL_GND Backlight ground
7 Lane0_P True Signal Link Lane 0 22 NC No Connect
8 H_GND High Speed Ground 23 BL_PWM_DIM System PWM signal input
9 AUX_CH_P True Signal Auxiliary Ch. 24 SMBUS_CLK Backlight Control Clk
IPEX 20455-030E-12
IPEX 20453-030T-02
or compatible
or compatible
10 AUX_CH_N Comp Signal Auxiliary Ch. 25 SMBUS_DATA Backlight Control Data
11 H_GND High Speed Ground 26 BL_PWR Backlight power
12 LCD_VCC LCD logic and driver power 27 BL_PWR Backlight power
13 LCD_VCC LCD logic and driver power 28 BL_PWR Backlight power
14 BIST LCD Panel Self Test Enable 29 BL_PWR Backlight power
15 LCD_GND LCD logic and driver ground 30 PAID Conn. Continuity Test
B141EW05 V5 Document Version: 0.1
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
19 of 34
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
Product Specification
AU OPTRONICS CORPORATION
Note1: Start from right side
(Need to update to new drawing and connector location!!!!)
Note2: Input signals shall be low or High-impedance state when VDD is off.
B141EW05 V5 Document Version: 0.1
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
20 of 34
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
Product Specification
AU OPTRONICS CORPORATION
6.5 Power ON/OFF Sequence
VDD power on/off sequence is as follows. Interface signals are also shown in the chart. Signals
from any system shall be Hi-Z state or low level when VDD is off
Display Port panel power sequence:
Display Port AUX_CH transaction only:
B141EW05 V5 Document Version: 0.1
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
21 of 34
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
Product Specification
AU OPTRONICS CORPORATION
Display Port panel power sequence timing parameter:
Note 1: The sink must include the ability to generate black video autonomously. The sink must automatically enable
black video under the following conditions:
-upon LCDVDD power on (with in T2 max)
-when the "Novideostream_Flag" (VB-ID Bit 3) is received from the source (at the end of T9).
-when no main link data, or invalid video data, is received from the source. Black video must be displayed within
64ms (typ) from the start of either condition. Video data can be deemed invalid based on MSA and timing information,
for example.
Note 2: The sink may implement the ability to disable the black video function, as described in Note 1, above, for
system development and debugging purpose.
Note 3: The sink must support AUX_CH polling by the source immediately following LCDVDD power on without
B141EW05 V5 Document Version: 0.1
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
22 of 34
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
Product Specification
AU OPTRONICS CORPORATION
causing damage to the sink device (the source can re-try if the sink is not ready). The sink must be able to respond
to an AUX_CH transaction with the time specified within T3 max.
Display Port signal cable impedance request:
Signal cable impedance:
The variation of the cable impedance must be within 100ohms +/-15% from a system to a panel
connector.
Parameter Condition Min.Typ.Max.Unit
Cable impedanceSystem to panel connector 85 100 115 Ohm
LED on/off sequence is as follows. Interface signals are also shown in the chart.
B141EW05 V5 Document Version: 0.1
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
23 of 34
www.panelook.com
Global LCD Panel Exchange Center
Product Specification
AU OPTRONICS CORPORATION
7. Vibration and Shock Test
7.1 Vibration Test
Test Spec:
Test method: Non-Operation
Acceleration: 1.5 G , Half sine pulse
Frequency: 10 - 500Hz Sine wave
Sweep: 30 Minutes each Axis (X, Y, Z)
7.2 Shock Test Spec:
www.panelook.com
Test Spec:
Test method: Non-Operation
Acceleration: 220 G , Half sine pulse
Active time: 2 ms
Pulse: X,Y,Z .one time for each side
B141EW05 V5 Document Version: 0.1
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
24 of 34
www.panelook.com
Global LCD Panel Exchange Center
7.3 Reliability Test
www.panelook.com
Product Specification
AU OPTRONICS CORPORATION
Items
Temperature
Humidity Bias
High Temperature Operation
Low Temperature Operation
High Temperature Storage
Low Temperature Storage
Thermal Shock Test
ESD
Note1:
Remark:
According to EN 61000-4-2 , ESD class B: Some performance degradation allowed. No data lost
. Self-recoverable. No hardware failures.
MTBF (Excluding the LED): 30,000 hours with a confidence level 90%
Required Condition Note
Ta= 40, 95%RH, 300hкккк
Ta= 50, Dry, 300hкккк
Ta= 0, 300hкккк
Ta= 65, 20%RH, 300hкккк
Ta= -20, 50%RH, 300hкккк
Ta=-40to 65, ккккк
к
кк
Duration at 30 min, 50 cycles
Contact : ±8 KV
Air : ±15 KV
Note 1
B141EW05 V5 Document Version: 0.1
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
25 of 34
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
26 of 34
Product Specification
AU OPTRONICS CORPORATION
8. Mechanical Characteristics
8.1 LCM Outline Dimension
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
B141EW05 V5 Document Version: 0.1
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
27 of 34
Product Specification
AU OPTRONICS CORPORATION
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
B141EW05 V5 Document Version: 0.1
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
Product Specification
AU OPTRONICS CORPORATION
8.2 Screw Hole Depth and Center Position
Screw hole minimum depth, from side surface = 2.4 mm (See drawing)
Screw hole center location, from front surface = 3.1 ± 0.2mm (See drawing)
Screw Torque: Maximum 2.5 kgf-cm
B141EW05 V5 Document Version: 0.1
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
28 of 34
www.panelook.com
Global LCD Panel Exchange Center
9. Shipping and Package
9.1 Shipping Label Format
www.panelook.com
Product Specification
AU OPTRONICS CORPORATION
Revision Code (YYY) Tabel:
Buil d Name(s):PPID Revision Code(s):
Sub System Test (SST)
Working Sample (WS)
X00, X01, X02, …, X0n
ENG 2
Product Test (PT)
Engineering Sample (ES)
X10, X11, X12, …, X1n
ENG 3
System Test (ST)
Customer Sample (CS)
X20, X21, X22, … X2n
ENG 4
X-Build (XB)
Mass Production (MP)
A00, A01, A02, … A0n
ENG 5
Update t o Dell version Label fromat
B141EW05 V5 Document Version: 0.1
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
29 of 34
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
Product Specification
AU OPTRONICS CORPORATION
9.2 Carton package
The outside dimension of carton is 455 (L)mm x 380 (W)mm x 355 (H)mm
9.3 Shipping package of palletizing sequence
B141EW05 V5 Document Version: 0.1
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
LCD module Serial No - Preferred but Optional (“0” if not
0C
used) 00 000000000
LCD module Serial No - Preferred but Optional (“0” if not
0D
used) 00 000000000
LCD module Serial No - Preferred but Optional (“0” if not
0E
EDID Version
Parameters
Coordinates
used) 00 000000000
LCD module Serial No - Preferred but Optional (“0” if not
0F
used) 00 000000000
10 Week of manufacture 01 000000011
11 Year of manufacture 14 0001010020
12 EDID structure version # = 1 01 000000011
13 EDID revision # = 4 04 000001004
14 Video I/P definition = Digital I/P (90 (6-bit) or A0 (8-Bit)) 95 10010101149
15 Max H image size = ?? cm(Rounded to cm) 1E 0001111030
16 Max V image size = ?? cm(Rounded to cm) 13 0001001119
Display gamma = (gamma ×100)-100 = Example:
17
( 2.2×100 ) – 100 = 120 78 01111000120
18 Feature support 02 000000102
19 Red/Green Low bit (RxRy/GxGy) C9 11001001201
1A Blue/White Low bit (BxBy/WxWy) 31 0011000149
1B Red X Rx = 0.???9B 10011011155
1C Red Y Ry = 0.??? 59 0101100189
1D Green X Rx = 0.???52 0101001082
1E Green Y Ry = 0.??? 8F 10001111143
1F Blue X Rx = 0.???26 0010011038
20 Blue Y Ry = 0.??? 23 0010001135
21 White X Rx = 0.???4E 0100111078
22 White Y Ry = 0.??? 55 0101010185
Field Name and Comments
(hex)(binary)(DEC)
23 Established timings 1 (00h if not used) 00 000000000
24 Established timings 2 (00h if not used) 00 000000000
Timings
Established
Standar
d Timing
B141EW05 V5 Document Version: 0.1
25 Manufacturer’s timings (00h if not used) 00 000000000
26 Standard timing ID1 (01h if not used) 01 000000011
27 Standard timing ID1 (01h if not used) 01 000000011
ID
28 Standard timing ID2 (01h if not used) 01 000000011
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
31 of 34
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
Product Specification
AU OPTRONICS CORPORATION
29 Standard timing ID2 (01h if not used) 01 000000011
2A Standard timing ID3 (01h if not used) 01 000000011
2B Standard timing ID3 (01h if not used) 01 000000011
2C Standard timing ID4 (01h if not used) 01 000000011
2D Standard timing ID4 (01h if not used) 01 000000011
2E Standard timing ID5 (01h if not used) 01 000000011
2F Standard timing ID5 (01h if not used) 01 000000011
30 Standard timing ID6 (01h if not used) 01 000000011
31 Standard timing ID6 (01h if not used) 01 000000011
32 Standard timing ID7 (01h if not used) 01 000000011
33 Standard timing ID7 (01h if not used) 01 000000011
34 Standard timing ID8 (01h if not used) 01 000000011
35 Standard timing ID8 (01h if not used) 01 000000011
Bit[6:5] 00: Normal display, no strero, see VESA EDID
Spec 1.3
Bit[4:3] 00: Analog composite, 01: Bipolar analog composite,
10: Digital
composite, 11: Digital separate
Bit[2:1] : The interpretation of bits 2 and 1 is dependent
on the decode of
bits 4 and 3 - see VESA EDID Spec
1.3
Bit[0] : See VESA EDID Spec 1.3
47
==> fix=1A 1A 0001101026
Pixel Clock/10,000
48
(LSB) ED 11101101237
Pixel Clock/10,000
49
(MSB) 11 0001000117
(=Timing
Descripter #1)
Horizontal Active = xxxx pixels
4A
(lower 8 bits) 00 000000000
4B Horizontal Blanking (Thbp) = xxxx p ixel s 72 01110010114
32 of 34
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
Product Specification
AU OPTRONICS CORPORATION
(lower 8 bits)
Horizontal Active/Horizontal blanking (Thbp)
4C
(upper4:4 bits) 50 0101000080
4D Ve rtic al Active = xxxx l ine s 20 0010000032
Ve r tica l B l ank ing ( T vb p) = xxxx l ines (D E B l ank ing typ. for
4E
DE only panels) 17 0001011123
Vertical Active : Vertical Blanking (Tvbp)
4F
(upper4:4 bits) 30 0011000048
50 Horizontal Sync, Offset (Thfp) = xxxx pixel s 30 0011000048
51 Horizon ta l S yn c , P u lse W idth = xxxx p ixel s 20 0010000032
Vertical Sync, Offset (Tvfp) = xx lines Sync Width = xx
52