BDTIC www.BDTIC.com/ATMEL
•Fast Read Access Time – 120 ns, see AT27BV020 for Faster Speeds
•Dual Voltage Range Operation
–Low Voltage Power Supply Range, 3.0V to 3.6V or Standard 5V ± 10% Supply Range
•Compatible with JEDEC Standard AT27C020
•Low Power CMOS Operation
–20 µA Max (Less than 1 µA Typical) Standby for VCC = 3.6V
–29 mW Max Active at 5 MHz for VCC = 3.6V
•JEDEC Standard Packages
–32-lead PLCC
–32-lead TSOP
–32-lead VSOP
•High Reliability CMOS Technology
–2,000V ESD Protection
–200 mA Latchup Immunity
•Rapid Programming Algorithm – 100 µs/Byte (Typical)
•Two-line Control
•CMOS and TTL Compatible Inputs and Outputs
–JEDEC Standard for LVTTL
•Integrated Product Identification Code
•Industrial Temperature Range
•Green (Pb/Halide-free) Packaging Option
The AT27LV020A is a high-performance, low-power, low-voltage 2,097,152 bit onetime programmable read-only memory (OTP EPROM) organized as 256K by 8 bits. It requires only one supply in the range of 3.0 to 3.6V in normal read mode operation, making it ideal for fast, portable systems using battery power.
Atmel’s innovative design techniques provide fast speeds that rival 5V parts while keeping the low power consumption of a 3V supply. At VCC = 3.0V, any byte can be accessed in less than 120 ns. With a typical power dissipation of only 18 mW at 5 MHz and VCC = 3.3V, the AT27LV020A consumes less than one fifth the power of a standard 5V EPROM. Standby mode supply current is typically less than 1 µA at 3.3V.
The AT27LV020A is available in industry-standard JEDEC approved one-time programmable (OTP) plastic PLCC, TSOP, and VSOP. All devices feature two-line control (CE, OE) to give designers the flexibility to prevent bus contention.
The AT27LV020A operating with VCC at 3.0V produces TTL level outputs that are compatible with standard TTL logic devices operating at VCC = 5.0V. The device is also capable of standard 5-volt operation making it ideally suited for dual supply range systems or card products that are pluggable in both 3-volt and 5-volt hosts.
Atmel's AT27LV020A has additional features to ensure high quality and efficient production use. The Rapid Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 100 µs/byte. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages. The AT27LV020A programs exactly the same way as a standard 5V AT27C020 and uses the same programming equipment.
2-Megabit
(256K x 8) Low Voltage OTP EPROM
AT27LV020A
0549G–EPROM–12/07
|
Pin Name |
Function |
|||
|
|
|
|||
|
A0 - A17 |
Addresses |
|||
|
|
|
|||
|
O0 - O7 |
Outputs |
|||
|
|
|
|
|
|
|
|
|
|
|
Chip Enable |
|
CE |
||||
|
|
|
|
|
|
|
|
|
|
|
Output Enable |
|
OE |
||||
|
|
|
|
||
|
|
|
|
|
Program Strobe |
|
PGM |
||||
|
|
|
|||
|
NC |
No Connect |
|||
|
|
|
|
|
|
2.132-lead TSOP/VSOP (Type 1) Top View
A11 |
1 |
|
|
OE |
32 |
||||
A9 |
2 |
31 |
A10 |
|
A8 |
3 |
30 |
CE |
|
A13 |
4 |
29 |
O7 |
|
A14 |
5 |
28 |
O6 |
|
A17 |
6 |
27 |
O5 |
|
PGM |
7 |
26 |
O4 |
|
VCC |
8 |
25 |
O3 |
|
VPP |
9 |
24 |
GND |
|
A16 |
10 |
23 |
02 |
|
A15 |
11 |
22 |
01 |
|
A12 |
12 |
21 |
O0 |
|
A7 |
13 |
20 |
A0 |
|
A6 |
14 |
19 |
A1 |
|
A5 |
15 |
18 |
A2 |
|
A4 |
16 |
17 |
A3 |
|
|
|
|
|
|
|
|
|
|
|
2.232-lead PLCC – Top View
|
A12 |
|
4 |
A7 |
5 |
A6 |
6 |
A5 |
7 |
A4 |
8 |
A3 |
9 |
A2 |
10 |
A1 |
11 |
A0 |
12 |
O0 |
13 |
|
14 |
|
O1 |
A15 |
A16 |
VPP |
VCC |
PGM |
3 |
2 |
1 |
32 |
31 |
15 |
16 |
17 |
18 |
19 |
O2 |
GND |
O3 |
O4 |
O5 |
A17 |
|
|
|
30 |
A14 |
||
29 |
|||
28 |
A13 |
||
27 |
A8 |
||
26 |
A9 |
||
25 |
A11 |
||
24 |
|
|
|
OE |
|||
23 |
A10 |
||
22 |
|
|
|
CE |
|||
21 |
O7 |
||
20 |
|
|
|
O6 |
|
|
|
2 AT27LV020A
0549G–EPROM–12/07
AT27LV020A
Switching between active and standby conditions via the Chip Enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed datasheet limits, resulting in device non-conformance. At a minimum, a 0.1 µF high frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the VCC and Ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7 µF bulk electrolytic capacitor should be utilized, again connected between the VCC and Ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.
Temperature Under Bias |
|
|
° |
° |
*NOTICE: Stresses beyond those listed under “Absolute |
................................. -40 C to +85 C |
Maximum Ratings” may cause permanent dam- |
||||
|
|
|
|
|
|
Storage Temperature |
-65 |
° |
|
° |
age to the device. This is a stress rating only and |
|
C to +125 C |
functional operation of the device at these or any |
|||
|
|
|
|
|
|
Voltage on any Pin with |
-2.0V to +7.0V(1) |
other conditions beyond those indicated in the |
|||
with Respect to Ground .................................. |
operational sections of this specification is not |
||||
Voltage on A9 with |
|
|
|
|
implied. Exposure to absolute maximum rating |
- 2.0V to +14.0V(1) |
conditions for extended periods may affect device |
||||
Respect to Ground ....................................... |
reliability. |
||||
VPP Supply Voltage with |
- 2.0V to +14.0V(1) |
|
|||
Respect to Ground ....................................... |
|
||||
|
|
|
|
|
|
Notes: 1. Minimum voltage is -0.6V DC which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is VCC + 0.75V DC which may be exceeded if certain precautions are observed (consult application notes) and which may overshoot to +7.0V for pulses of less than 20 ns.
3
0549G–EPROM–12/07
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Mode/Pin |
CE |
|
OE |
|
PGM |
Ai |
|
|
VPP |
VCC |
Outputs |
|||||||||
Read(2) |
|
V |
IL |
|
V |
IL |
|
X(1) |
Ai |
|
|
X |
V |
CC |
D |
|||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
OUT |
|||||
Output Disable(2) |
|
X |
|
VIH |
|
X |
X |
|
|
X |
VCC |
High Z |
||||||||
Standby(2) |
|
VIH |
|
X |
|
X |
X |
|
|
X |
VCC |
High Z |
||||||||
Rapid Program(3) |
|
V |
IL |
|
V |
IH |
|
V |
IL |
Ai |
|
|
V |
PP |
V |
CC |
D |
|||
|
|
|
|
|
|
|
|
|
|
|
|
IN |
||||||||
PGM Verify(3) |
|
V |
IL |
|
V |
IL |
|
V |
IH |
Ai |
|
|
V |
PP |
V |
CC |
D |
|||
|
|
|
|
|
|
|
|
|
|
|
|
OUT |
||||||||
PGM Inhibit(3) |
|
VIH |
|
X |
|
X |
X |
|
|
VPP |
VCC |
High Z |
||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
A9 = V |
(4) |
|
|
|
|
|
|
Product Identification(3)(5) |
|
|
|
|
|
|
|
|
|
|
|
|
|
H |
|
|
|
|
|
|
|
V |
IL |
|
V |
IL |
|
X |
A0 = V or V |
IL |
X |
V |
CC |
Identification Code |
|||||||
|
|
|
|
|
|
|
|
|
IH |
|
|
|
|
|
||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
A1 - A17 = VIL |
|
|
|
|
|
Notes: 1. X can be VIL or VIH.
2.Read, output disable, and standby modes require, 3.0V ≤VCC ≤3.6V, or 4.5V ≤VCC ≤5.5V.
3.Refer to Programming Characteristics. Programming modes require VCC = 6.5V.
4.VH = 12.0 ± 0.5V.
5.Two identifier bytes may be selected. All Ai inputs are held low (VIL), except A9 which is set to VH and A0 which is toggled low (VIL) to select the Manufacturer’s Identification byte and high (VIH) to select the Device Code byte.
|
AT27LV020A-12 |
|
|
|
|
Industrial Operating Temperature (Case) |
-40° C - 85° C |
|
|
|
|
VCC Power Supply |
3.0V to 3.6V |
|
|
||
5V ± 10% |
||
|
||
|
|
4 AT27LV020A
0549G–EPROM–12/07
AT27LV020A
Symbol |
Parameter |
Condition |
Min |
Max |
Units |
||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
VCC = 3.0V to 3.6V |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
ILI |
Input Load Current |
VIN = 0V to VCC |
|
±1 |
µA |
||||||||||
ILO |
Output Leakage Current |
VOUT = 0V to VCC |
|
±5 |
µA |
||||||||||
IPP1(2) |
Read/Standby Current(1) |
VPP = VCC |
|
10 |
µA |
||||||||||
|
|
ISB1 (CMOS), |
|
|
|
= VCC ± 0.3V |
|
20 |
µA |
||||||
ISB |
VCC Standby Current(1) |
CE |
|
||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||
ISB2 (TTL), CE = 2.0 to VCC + 0.5V |
|
100 |
µA |
||||||||||||
|
|
|
|||||||||||||
ICC |
VCC Active Current |
f = 5 MHz, IOUT = 0 mA, |
|
|
= VIL |
|
8 |
mA |
|||||||
CE |
|
||||||||||||||
VIL |
Input Low Voltage |
|
|
|
|
|
|
|
|
|
|
|
-0.6 |
0.8 |
V |
VIH |
Input High Voltage |
|
|
|
|
|
|
|
|
|
|
|
2.0 |
VCC + 0.5 |
V |
VOL |
Output Low Voltage |
IOL = 2.0 mA |
|
0.4 |
V |
||||||||||
VOH |
Output High Voltage |
IOH = -2.0 mA |
2.4 |
|
V |
||||||||||
VCC = 4.5V to 5.5V |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
ILI |
Input Load Current |
VIN = 0V to VCC |
|
±1 |
µA |
||||||||||
ILO |
Output Leakage Current |
VOUT = 0V to VCC |
|
±5 |
µA |
||||||||||
IPP1(2) |
Read/Standby Current(1) |
VPP = VCC |
|
10 |
µA |
||||||||||
|
|
ISB1 (CMOS), |
|
|
|
= VCC ± 0.3V |
|
100 |
µA |
||||||
ISB |
VCC Standby Current(1) |
CE |
|
||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||
ISB2 (TTL), CE = 2.0 to VCC + 0.5V |
|
1 |
mA |
||||||||||||
|
|
|
|||||||||||||
ICC |
VCC Active Current |
f = 5 MHz, IOUT = 0 mA, |
|
|
= VIL |
|
25 |
mA |
|||||||
CE |
|
||||||||||||||
VIL |
Input Low Voltage |
|
|
|
|
|
|
|
|
|
|
|
-0.6 |
0.8 |
V |
VIH |
Input High Voltage |
|
|
|
|
|
|
|
|
|
|
|
2.0 |
VCC + 0.5 |
V |
VOL |
Output Low Voltage |
IOL = 2.1 mA |
|
0.4 |
V |
||||||||||
VOH |
Output High Voltage |
IOH = -400 µA |
2.4 |
|
V |
Notes: 1. VCC must be applied simultaneously with or before VPP, and removed simultaneously with or after VPP.
2. VPP may be connected directly to VCC, except during programming. The supply current would then be the sun of ICC and IPP.
5
0549G–EPROM–12/07